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5General introduction
Context
In what is called "Digital Era" many applications in the day-to-day life utilise micro-controllers
devices which contains non volatile memories [1].
It has been computed that in the last year the MCUs non volatile market size have just
reached almost 16 Billion dollars [2]. Even more, this incredible number is going to grow faster
and faster and nothing allows thinking that this growth will slow down.
The increasing in demand for non volatile embedded memories has thus driven research to
provide always more capacitive, low power read/program/erase memories increasing in the same
time velocity, reliability while obviously reducing the cost.
As this thesis is written, the prevalent non volatile solution for embedded applications, is the
standard NOR ﬂash cell. Some serious limitations to keep the required low consumption and
endurance are driving research to new materials and architectures. In particular, the integration
of a charge trapping layer in a 1.5T (split-gate) structure seems to be one of the most promising
technology solution for replacing the standard ﬂash memory [3].
Thesis presentation
The present thesis work focuses on the study of innovative stacks and architectures of Split-Gate
charge trap memories.
In the ﬁrst chapter, we will present the economic context, the evolution and the working
of EEPROM-ﬂash memories. Then, a detailed description of the technology, the functioning and
their scaling limits will be provided. Finally we will expose the possible solutions to overcome
these problems and the thesis framework.
The second chapter will present the multi-litho split-gate charge trap memories with elec-
trical gate length down to 20nm. We will show the electrical results of Silicon nanocristals
(Si-ncs), or silicon nitride (Si3N4) and hybrid Si-nc/SiN based split-gate memories, with SiO2
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or Al2O3 control dielectrics. Then we will present the study on the scalability of split-gate
charge trap memories, investigating the impact of gate length reduction on the memory window,
retention and consumption.
We thus present a possible solution to overcome the multi-litho approach issues: the spacer
technology. First the integration scheme and the inﬂuence of process parameters on split-gate
spacer memory will be presented. Then, electrical results on porgramming and erase operations
on silicon nitride (Si3N4) based-memory will be shown.
In the third chapter we will study the role of defects in alumina we will ﬁrst introduce
the TANOS memory which employs Al2O3 as control dielectric with silicon nitride (SiN) charge
trapping layer (CTL). Then, we will present the physical-chemical material analysis on alumina
single layers needed for the atomistic simulations used in order to ﬁnd the potential defects that
could induce electronic levels inside the band gap of alumina. Finally the trap features estimated
by quantum simulations are introduced in a TANOS device simulator. A very good agreement
is obtained between model and device experimental data.
In the third chapter we will use atomistic simulation, consolidated by a detailed alumina
(Al2O3) physico-chemical material analysis, to investigate the origin of traps in alumina. We will
show that the leakage currents through Al2O3 layers, with diﬀerent post-deposition anneals, are
strictly correlated to the hydrogen content. Then the hydrogen-based trap features estimated
by quantum simulations will be introduced in a TANOS device simulator allowing for a clear
understanding of the role of alumina hydrogen content on the retention characteristics of charge-
trap memories.
The manuscript ﬁnally ends on a general conclusion which summarizes the diﬀerent
results obtained in this work, before proposing some perspectives.
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Overview of the non volatile memories:
needs and scaling limits
First of all in this chapter we will present the economic context, the evolution and the working
of EEPROM-ﬂash memories. Then, a detailed description of the technology, the functioning and
their scaling limits will be provided. Finally we will expose the possible solutions to overcome
these problems and the thesis framework.
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1.1 Memories on the semiconductor industry
1.1.1 Economic context
The semiconductor industry born in 1947 when the ﬁrst transistor at Bell Labs (US) was invented.
Only 60 years later the worldwide Integrated Circuits (IC) market revenue totalled nearly 250
billion dollars (∼0.5% of world Gross Domestic Product).
Even though the single device cost has decreased by 50 per cent each year following the
Moore's law, the IC industry revenues have grown at an average annual rate of 17% between 1970
and 2008. Over these years the demand in IC products has been driven by the new technology
equipments introduced in the market (ICs, as PCs, cell phones, smart phone, tablet..) and it
has thus been aﬀected by constant booms and busts in demand for products (Fig 1.1 ).
Figure 1.1: The IC industry cycle [4]
In this scenario, memories play an important role: they count for about a quarter of the total
sold on IC market. The "ideal" memory should be a memory that retains the stored information
even when it is not powered (non volatile), with a high integration density, that can be inﬁnitely
written/re-written (inﬁnite endurance), with high speed program/erase/read operations, a low
energy consumption and low price. Because the "ideal" device does not exist, diﬀerent types
of memories have been studied in order to develop one or more of these properties according to
their ﬁnal application (see ﬁg. 1.2 ).
In the next section, the most important semiconductor memories will be summarized.
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Figure 1.2: Mapping of typical applications into NVM space [5]. "Bit count" is the amount of data that
can be stored in a given block.
1.1.2 Memory classiﬁcation
There are various possibilities to classify semiconductor memories, one of these is to consider
their electrical characteristics (Fig. 1.3).
Volatile Memories: are fast memories that are used for temporary storage data since they
loose the information when the the power is turned oﬀ. We can divide them into two
types:
Static Random access memory (SRAM): the information is maintained as long as
they are powered. They are made up of ﬂip-ﬂop circuitry (six transistors in a particular
conﬁguration). Because of this large number of components SRAM is large in size
and cannot compete with the density typical of other kind of memories.
Dinamic Random access memory (DRAM): these memories loose the informations
in a short time. They are made up of a transistor and a capacity where the charge is
stored. They are widely used in processors for the temporary storage of information.
As the capacitor looses the charge, these memories need to be recharged or refreshed
to maintain the achieve state.
Figure 1.3: Left: Overview of the non volatile semiconductor memories; Right: Semiconductor memory
classiﬁcation by diﬀerent performance criteria.
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NON Volatile Memories they keep the information also when the power is down. They have
been conceived in order to store the information without any power consumptions for long
time. This thesis concerns charge storage non volatile memories that are a subgroup of the
semiconductor memories. However it is important to remember that there are other media
were the information used to be stocked. Historically the most used non volatile memory
is the paper even if the density of information is very low. Others common storage media
is the magnetic (we can ﬁnd it in the hard disk, tape, credit card..) that has the drawback
of a long access time and the sensitivity to magnetic ﬁelds. Another example of a common
non volatile memory is the CD technology developed in the late 1970s, that use an optical
media that can be read fast, but it needed a pre-recorded content.
Here we will detail only the memory based on semiconductor technology:
Read only memory (ROM) is the ﬁrst non-volatile semiconductor memory. It consists
in a simple metal/oxide/semiconductor (MOS) transistor thus its cell size is potentially
the smallest of any type of memory device. The memory is programmed by channel
implant during the fabrication process and can never be modiﬁed. It is mainly used to
distribute ﬁrmware that are programs containing microcode that do not need frequent
update (A typical example of ﬁrmware-controlled device is a television remote control).
Programmable read only memory (PROM) is similar to the ROM memory men-
tioned above, but the program step could be accomplished by the user. It was in-
vented in 1956, it can be a cheaper alternative to the ROM memory because it does
not need a new mask for each new programming.
Erasable Programmable read only memory (EPROM) This memory could be erased
and programmed by the user, but the erase has to be done by extracting the circuit
and putting it under ultraviolet (UV) radiations. The particularity of this device
is the presence of a "ﬂoating gate" beetwen the control (top) and tunnel (bottom)
oxides. This type of device has been described for the ﬁrst time by [6] in 1971.
Electrically Erasable Programmable read only memory (EEPROM) In this mem-
ory both the write and erase steps can be electrically accomplished. The W/E opera-
tions could be made without removing the chip from the motherboard. The EEPROM
cell features a select transistor in series to each ﬂoating gate cell. The select transis-
tor increases the size of the memories and the complexity of array organization but it
gives the possibility of erasing cell at a byte basis.
Flash memory is a synthesis between the compactness of EPROM and the enhanced
functionality of a EEPROM. It looks like EEPROM memory but without the select
transistor. This because the memory cell can have the role of the select transistor.
Its name come from its fast erasing mechanism.
Because of these properties and the new applications (Fig. 1.4) the ﬂash memory
market is growing with a higher average annual rate than DRAM and SRAM, becom-
ing nowadays the most produced memory (Fig. 1.5). Depending on their applications
ﬂash memories can be divided in two main families that we introduce here and we
will detail in section 1.2.4.
NOR ﬂash memory provides random memory access, fast reads useful for pulling
data out of memory, but it writes data relatively slowly.
NAND makers. NAND, on the other hand, reads data slowly but has fast write
speeds
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Figure 1.4: Time line of the NAND ﬂash memory market and storage density needed for each product [7].
Figure 1.5: DRAM; SRAM ; Flash memory market evolution [7].
Split-Gate Memory is a mix between a ﬂash and a EEPROM memory. it consists on
a Flash memory followed or preceded by a select transistor. This allows to achieve
fast program/erase operations, a low consumption and a better disturb immunity. On
the other hand, the select transistor makes it too large for stand alone (high density)
applications.
1.2 Floating gate cell overview
The ﬂoating gate cell is the basis of the charge trap split-gate memory studied in this thesis. In
this part we will detail ﬂash memory operations.
The operation principle is as follow (Fig. 1.6-a): when the cell is erased there are no charges
in the ﬂoating gate and the threshold voltage (VT ) is low (VTerase). On the contrary when the
memory is written the injected charge is stored on the ﬂoating gate layer, and the threshold
voltage value is high (VTwrite). To know the state of the memory (e.g. the amount of trapped
charge) just need to bias the gate with moderate read voltage (VG) that is between (VTerase)
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and (VTwrite) and measure if the current ﬂows through the channel (state 1) or not (state 0).
Figure 1.6: : (a) Written and erased ID(VG) characteristics showing the programming window. (b)
Schematic cross section of a ﬂoating gate memory. (c) Electrical model of a ﬂoating gate cell.
1.2.1 Structure and operation
The ﬂash memory cell is based on a NMOS transistor were the gate stack is modiﬁed by adding
a polysilicon gate between the tunnel oxide and the interpoly dielectric (Fig. 1.6b). Looking at
the equivalent electrostatic scheme (Fig. 1.6c) it is easy to deduce the potential of the ﬂoating
gate (VFG):
VFG =
QFG
CT
+GRC ·VG+αSVS+αDVD+αBVB with CT = CFG+CD+CS+CTUN (1.1)
where GRC = CFG/CT , αS = CS/CT , αD = CD/CT , and αB = CTUN/CT are the coupling
factors; QFG is the trapped charge in the ﬂoating gate; CTUN , CS , and CD are the capacitance
between respectively the ﬂoating gate and the tunnel, the ﬂoating gate and the source; the
ﬂoating gate and the drain.
If the drain potential is low, the source and the bulk are grounded and all the potentials referee
to them; the expression (1.1) becomes:
VFG =
QFG
CT
+GRC · VG (1.2)
this equation demonstrates that if we change the amount of trapped charge in the polysilicon
ﬂoating gate (QFG) by injecting or removing electrons from it, the threshold voltage shift ∆VTH
which corresponds to the control gate voltage shift required to keep the potential of the ﬂoating
gate VFG constant, becomes:
∆VTH = − QFG
GRC · CT = −
QFG
CFG
(1.3)
Equations (1.3) and (1.2) reveals the importance of the Gate Coupling Factor (GCR): (1.2)
shows that high GCR induces a ﬂoating gate potential close to the applied control gate (VG)
bias and consequently the gate coupling ratio needs to be high to provide a good programming
and erasing eﬃciency. On the other hand (eq. 1.3) indicates that high GCR reduces the impact
of the storage charge to the programming window (∆VTH).
The international roadmap for semiconductor [8] indicates that the best trade-oﬀ is achieved
with a GRC between 0÷6 et 0÷7.
1.2. Floating gate cell overview 13
1.2.2 Write mechanisms
The two main methods to program ﬂash cell are the Fowler-Nordheim (FN) and the Channel
Hot Electron (CHE) (Fig. 1.7).
Figure 1.7: (a) Fowler-Nordhein and (b) Hot channel electron writing mechanism representation. (c) Band
diagram of a ﬂoating gate during FN programming operation.
Fowler-Nordheim In this tunnel eﬀect the electron ﬂows from the conduction band of the
silicon into the ﬂoating gate through the triangular energy barrier of the tunnel oxide
(Fig. 1.7-c). This is possible keeping source drain and bulk grounded and applying a high
positive voltage on the gate (about of 20V).
The programming done by FN is uniform. It is slower than CHE but is less degrading,
moreover as no bias is applied at the source and the drain, the current consumption is
negligible.
Channel Hot Electron (CHE) is done keeping bulk and source grounded and applying a
positive high voltage on the gate (order of 10V) and on the drain (order of 5V). The
electrons are ﬁrst strongly accelerated in the pinchoﬀ region by the high parallel electric
ﬁeld induced by the drain bias, then the electrons that have reached a suﬃcient high kinetic
energy are injected into the polysilicon layer thanks to the vertical ﬁeld induced by the
positive voltage applied on the gate electrode.
Programming by hot channel electron is faster than FN, nevertheless due to the strong
energy of the electrons the degradation of the oxide is higher. Another drawback of CHE
is the poor eﬃciency (only few electrons are injected over the total amount of electrons
that ﬂow from source to drain), and consequently the high power consumption.
1.2.3 Erase mechanisms
The ways to erase the cell are mainly four (Fig. 1.8 )
Fowler-Nordheim as for programming, the source, drain and bulk are generally kept grounded
while a strong negative voltage (order of -15V) is applied to the gate. In this case, electrons
are forced to ﬂow from the ﬂoating gate to the semiconductor. This method is slow but
the erasing is uniform.
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Figure 1.8: (a) Written and erased ID(VG) characteristics showing the programming window. (b)Schematic
cross section of a ﬂoating gate memory. (c) Electrical model of a ﬂoating gate cell
Source erasing force electrons to ﬂow from the ﬂoating gate into the source junction by FN
tunnelling. This erasing is done by applying a positive voltage of about 15V on the source
and keeping bulk and gate grounded. In order to prevent current through the channel,
the drain is kept ﬂoating. The drawbacks of this method are mainly three: the erasing is
localised near the source, it needs a strong junction/gate overlap, it requires a really high
voltage on the source.
Mix gate-source is a mix between the Source and the FN erasing. Electrons are erased both
through the source and the channel. The interest is to share the high voltage needed in
the source erasing between the gate and the source electrodes. As a result a negative bias
of about -10V is applied to the gate and a positive bias of about 5V on the source. Again,
the drain is kept ﬂoating in order to prevent source to drain current.
Hot hole injection (HHI) consists in accelerating the holes produced by forward biasing substrate-
drain pn junction and inject these in the ﬂoating gate. This is done by keeping grounded
the bulk and source and biasing positively the drain (order of 5V) and negatively the gate
(abour -10V). HHI erasing method is fast, localised near the drain and, due to the presence
of high energetic particles could induce, easier than the methods listed above, the SILC
(Stress Induced Leakage Current) phenomenon.
1.2.4 Architecture
Flash memories are organised in arrays of rows (word lines or WL) and columns (bit lines or
BL). The way they are connected determine the array architecture (Fig. 1.9).
NOR In nor architecture the cells are connected in parallel. The gates are connected together
through the wordline, while the drain is shared along the bitline. The eﬀect that the drain
of each cell can be selectively selected, allows a random access of any cell in the array
and the possibility to program by hot channel electrons. Programming is generally done
by HCE and erasing by FN. NOR architectures provide fast reading and relatively slow
programming mechanisms. The presence of a drain contact for each cell limits the scaling
to 6F2 where F is the smallest lithographic feature. Fast Read, good reliability, relatively
slow write/erase mechanism makes NOR architecture the most suitable technology for the
embedded applications requiring the storage of codes and parameters, and more generally
for execution-in-place.
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Figure 1.9: (a) NOR and (b) NAND cell scheme
NAND architecture is use for stand alone applications. The cells are connected in series. The
gates are connected by a wordline and, diﬀerently from NOR technology, the drain and the
source are not contacted. The absence of a drain contact induces that the cell cannot be
selectively addressed and the programming can be done only by FN. On the other hand,
the absence of shared contact allows reaching an optimal cell size of 4F2 thus a density
30% higher than in NOR cells.
In NAND architecture programming is relatively fast but the reading process is quite slow
as the read of one cell is done forcing the cell in the same bit line to the ON state. The high
density and the slow read but fast write speeds make NAND architecture suitable for USB
key, storing digital photos, MP3 audio, GPS, and many other multimedia applications.
1.3 Floating gate cell evolution
The new applications have driven the semiconductor market and the research development. From
1999 when the ﬂash cell was invented the progress on memory architectures and materials has
been huge. The ideal memory should have:
 high density solution
 low power consumption
 non-volatility
 fast read/write/erase
 random read/write access
 endurance against write/erase cycles
 scalability with low cost
 compatibility with logic circuits and integration
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that is the ﬁnal objective of the semiconductor research. As the ideal device does not exist
diﬀerent types of memories have been invented in order to push some speciﬁc properties. For
these reasons as shown in ﬁg. 1.10, the memory technology development did not follow a single
technology solution but the amount of branches have multiplied along the years [9]. In this
section we will ﬁrst introduce the device scaling and the related challenges, then we will present
the developments of ﬂash cell. It is worth to note that the solutions found for the ﬂash memory
cell can be use in embedded memory. In fact, even if in embedded memories there are less
constraints on the cell dimensions, research is provided always smaller non-volatile memory for
embedded applications that have to face-oﬀ with the same ﬂash scaling limits.
Figure 1.10: Evolution of ﬂash technology [9]
1.3.1 Device scaling and challenges
Year of production 2012 2013 2014 2015 2016 2017 2018
Technology node F
DRAM 1upslope2[nm] 36 32 28 25 22.5 20.0 17.9
Flash NAND 1upslope2 [nm] 28 25 22 20 18 16 14
Cell size - area factor in multiples of
F 2SLC/MLC
4.0/1.3 4.0/1.0
Gate coupling ratio [GCR] 0,6-0,7
Non-volatile data retention [years] 10-20
Endurance [erase/write cycles] 105 104
Maximum number of bits per cell [MLC] 3 3 3 4
Tunnel oxide thickness [nm] 6-7
Interpoly dielectric material ONO ONO/High-κ High-κ
Interpoly dielectric thickness [nm] 9-11 4-6 3-5
Table 1.1: Summary of the technological requirements for Flash NAND memories as stated in ITRS 2009
roadmap[8]. White cell color: manufacturable solutions exist and are being optimized; Yellow cell color:
manufacturable solutions are known; Red cell color: unknown manufacturable solutions
In the last 30 years the Flash cell size shrunk from 1.5um to 25nm doubling the memory
capacity every year. In table 1.1 we report the international technology roadmap for semicon-
ductor 2009 that forecasts the future trends of the semiconductor technology. We can see that
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if the trend is maintained, and the cell scaled down in the next years, some technological solu-
tions are still not known. Moreover the scaling beyond the the 25nm will be very diﬃcult if no
revolutionary technology is adopted. The main issues that are limiting the device miniaturizing
are:
SILC During each erase/write cycle the stresses degrade the tunnel oxide and the cell slowly
loses its capacity of storing electric charges (see Fig. 1.11). This phenomena, that is called
Stress Induced Leakage Current (SILC), increases as the tunnel oxide is thinned. This is due
to the defects induced in the oxide by the electrons that pass through it during program/erase
operations [10, 11, 12, 13, 14, 15, 16], and has as consequence that the retention depends on the
number of cycling and the oxide scaling is limited to 6-7 nm.
Figure 1.11: Experimental cumulative distribution functions of bits vs. threshold voltage, measured at
diﬀerent times after diﬀerent P/E cycling conditions [12]
Short Channel Eﬀects (SCE) SCE appear when the gate length dimensions are so shrunk
that the gate control of the channel is lowered due to the inﬂuence of the source and drain
potentials (Fig 1.12). This parasitic eﬀect induces the Drain Induced Barrier Lowering (DIBL)
phenomenon [17] which results in the threshold voltage decrease and the degradation of the sub-
threshold slope. Because of DIBL, the "OFF" current IOFF increases and the power consumption
reaches values incompatible with the advanced technology nodes requirements [8]. Moreover,
elevated IOFF currents result in some disturb of the memory cell, especially in the erased state.
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Figure 1.12: Potential lines for positive drain bias and gate voltage strictly below the threshold voltage
[18].
Disturb The writing mechanism of a page, especially in NAND technology, requires high
voltages to be applied to the cells. When the dimensions are scaled, the coupling between
two cells becomes smaller and these high voltages might aﬀect neighbouring cells and lead to
parasitic charge leakage. This phenomenon can occur between bit line, word line or diagonally
and is limited by modifying the architecture or the technology.
Figure 1.13: (a) Planar and (b) 3D view of the interaction between two neighbour cells [19]
Few electrons This phenomenon will be the ultimate intrinsic limit of NAND memories. As
the dimension scaled down the possibility to store a charge decreases. If the trend shown in ﬁg
1.14-a continues the number of electrons representing one bit will be reduced to some units. In
this scenario the loss of a single electron would degrade dramatically the retention due to the
stochastic nature of the discharging.
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Figure 1.14: (a) Number of electrons representing 1 bit as a function of the Flash technology node. (b)
Probability density of the retention time TR for memories with reduced number of electrons per bit N(5).
The mean TR is ﬁxed at ten years [20]
Coupling ratio As the cell dimensions are scaled down, the tunnel and interpoly dielectrics
should be scaled accordingly. To maintain the GCR requirement, most NAND Flash structures
have the word line (control gate) wrapped around the side-walls of the ﬂoating gate to increase
the capacitance (i.e. ﬁgure 1.15-b).
However because the retention of the cell should remain higher than 10 years, the dielectrics have
to scale at a slower pace. In 2009, the most advanced NAND technology (34nm half-pitch) uses
an interpoly dielectric layer of 12nm, which makes wrap-around structures diﬃcult to achieve
when the spacing between cells becomes 20nm or less (i.e. ﬁgure 1.15-a). The loss of the extra
coupling due to the sidewall extensions induces a strong decrease of the GCR [21] (i.e. ﬁgure
1.15-c). Therefore, maintaining a gate coupling ratio (GCR) above 0.6 appears to be a strong
issue for the next NAND Flash generation [8].
(a) Schematic
diagram of the
GCR loss.
(b) TEM picture
of sub-50nm NAND
Flash cell (Samsung
[21]).
(c) Evolution of the coupling ratio with the gate length
[21].
Figure 1.15: Impact of the inter-cells space reduction on the gate coupling ratio [21].
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Parasitic Charge Trapping In scaled memories the reduction in the number of stored elec-
trons leads to a higher inﬂuence of the parasitic electrons to the threshold voltage shift [22].
Fig. 1.16 shows various locations within a NAND cell where parasitic charge can be trapped and
the results of a TCAD simulation showing that with the scaling of the memory dimensions, the
number of electrons located outside the ﬂoating gate starts to dominate the cell VTH shift.
Figure 1.16: Left: Locations of parasitic charge in a NAND cell. Right: number of electrons required in
each location to shift the cell VTH by 100mV [22].
Random Dopant Fluctuation The threshold voltage shift due to random variations in the
number and position of dopant atoms is an increasingly problem as device dimensions shrink. In
Fig. 1.17 are shown the mean and 3σ for the number of dopant atoms as a function of the feature
size. As the device size scales down, the total number of channel dopants decreases, resulting in
a larger variation of dopant numbers, and signiﬁcantly impacting threshold voltage. It has been
computed [23] that at 25nm node, the VTH can be expected to vary by of about 30% purely due
to the random dopant ﬂuctuation.
Figure 1.17: Number of Boron atoms per cell. (mean: square, -3σ: diamond, +3σ: circle vs. feature size.
The triangle shows the ±3σ percentage divided by the mean [22].
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1.3.2 Proposed solutions
In this section we will describe some of the envisaged modiﬁcation to the classical ﬂash memory
cell (see 1.2) in order to overcome the scaling limits presented in the previous section.
Tunnel dielectric In a ﬂash memory the tunnel dielectric has the double role of tunnelling
media during programming operations, and electrostatic barrier in order to preserve the stocked
charge. Moreover we must avoid the creation of defects during the programming operations that
can induce the SILC and degrade retention and cycling. This technological challenge can been
solved by band engineering. As shown in Fig. 1.18 crested barriers can provide both suﬃcient
programming and retention. Several crested barriers have been tested: the most common consists
in an ONO layer [24], but other combinations have also been experimented (SiO2/Al2O3/SiO2
[25], SiO2/AlN [26], etc.).
Figure 1.18: Principle of operation of crested barrier [27]
Trapping layer As schematically shown in ﬁg 1.19-a since the charge is free to move along the
conduction band, the polysilicon ﬂoating gate is very sensitive to SILC. The envisaged solution
is to replace the polysilicon with a discrete charge trapping layer (ﬁg. 1.19-b) where the charges,
localised in the band gap of the medium, can not move freely reducing the impact of the SILC
eﬀect on data retention. The material most used as charge trapping layer is the silicon nitride
(Si3N4) however others materials as HfSiON, AlN, Si, have also been studied (see table 1.2).
Figure 1.19: Schematic diagrams representing (SILC) phenomena for (a) continuous ﬂoating gate cell (b)
discrete charge trapping layer.
Interpoly material Maintain a constant coupling ratio at a value of 0.6 is a great scaling
challenge. The use of high-k dielectric in the interpoly dielectric is envisaged to reduce the total
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EOT while maintaining or even increasing the gate coupling ratio. The choice of the high-k must
be made taking into account that for most high-k materials higher dielectric constant comes at
the expense of a narrower band gap (Fig. 1.20) which can itself result in leakage current during
retention operation [28]. Among all the high-k materials the most studied are:
Figure 1.20: relationship between the dielectric constant and band gap [29].
 Alumina [30, 31].
 Hafnium Oxide [32].
 Aluminates hafnium [33].
 Silicates hafnium [34].
In particular Alumina dielectric is employed in the TANOS (TaN/Al2O3/Si3N4/SiO2/Si) mem-
ory (see chapter 3), proposed for the ﬁrst time by Samsung in 2005 [35], and studied in this
thesis.
Despite the envisaged advantages, high-k materials are less known than the silicon oxide and
they need further development before they can be integrated in the memory market. One of the
main problem is that they inevitably introduce defects that can induce trap assisted conduction
and degrade the memory operations [36, 37, 38].
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Tunnel CT Blocking Control Aﬃliation Publication
oxide layer gate gate
SiO2 Si3N4 Al2O3 TaN Samsung [35, 39]
SiO2 HfON HfAlO TaN Univ. Taiwan [40]
SiO2 AlN HfAlO IrO2 Univ. Taiwan [41]
SiO2
SiN , HfAlO, HfAlO, HfO2, HfN Univ. Singapore
[42]
HfO2, Al2O3 Al2O3, SiO2 [43]
SiO2 AlGaN AlLaO3 TaN Univ. Taiwan [44]
HfAlO HfSiO HfAlO IrO2 Univ. Singapore [45]
HfO2 Ta2O5 Al2O3, HfO2 TaN Univ. Texas [46, 47]
SiO2 SiN HfO2, HfSiON Poly − Si NXP [48]
SiO2 SiN Al2O3 Poly − Si IMEC [49]
Table 1.2: Example of memories employing diﬀerent charge trapping layers and High-κas inter-poly dielec-
tric.
Control Gate During erasing operation ﬂash memories employing SiN as charge trapping layer
show a VTH saturation phenomenon (ﬁg. 1.21). This has been explained by the back-tunnelling
eﬀect. The back-tunnelling eﬀect occurs during FN erasing operations when, due to the high
negative bias applied on the gate electrode, the electrons ﬂow from the poly-silicon gate to the
charge trapping layer preventing the memory from a complete erasing. To overcome this problem
and in order to suppress the depletion capacitance of poly-silicon ﬂoating gate, diﬀerent metallic
materials with a high work function have been successfully tried improving erasing dynamic [50].
Figure 1.21: (a) Schematic explaining electron back tunneling phenomena. (b) Erase characteristics of
SANOS device with n+ poly-Si gate and (c) TaN/n+ poly-Si gate [50]
3D architectures The demand for reducing bit cost and increasing bit density have shrunk
NAND Flash down to critical physical, electrical and reliability limits. A way to overcome the
scaling limits is to use the third dimension in order to stack the cells inside the chip at arrays
level. Many IC companies are currently developing this new generation of 3D memories. In ﬁg.
1.22 are shown some of the last 3D solutions.
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(a) TCAT: Vertical channel based on holes :
GAA cell [51].
(b) VG-NAND: Horizontal channel
based on trench : planar cell [52].
(c) DC-SF: Dual Control Gate Sur-
rounding Floating Gate Cell [53].
(d) VG-NAND: Horizontal
channel : FinFET cell [54].
Figure 1.22: Bird-eye views of others 3D array integration of charge trapped NAND Flash.
Split-gate memories Split gate memory has been invented for low power embedded applica-
tions in the 90's. This memory has been introduced especially for NOR applications in order to
increase
 the injection eﬃciency
 the erase eﬃciency
 the disturb immunity
as reported in table 1.3 the split gate can have diﬀerent geometries. The common idea is to
add a separate access transistor to the ﬂash memory. The access transistor, also called select
transistor, controls the current that ﬂows in the memory during program/erase operations. This
implies a lowering of the current consumption that makes SG memories suitable for low power
applications. Moreover it increases the disturb immunity due to the fact that when the access
transistor is closed, no current ﬂows through the cell.
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Type 1.5Tr cell
(SuperFlashTM)
2Tr cell 1.5Tr 2Tr SONOS(PMOS)
Program SSI FN SSI CHE
Erase FN (poly-poly) FN (poly-sub) FN FN
Device
structure
Advantage Fast program Low power P/E Fast, low-power pro-
gram
Low power P/E
Publications [55] [56] [56] [57]
Table 1.3: Split gate memory technologies [9]
Programming Split-gate cells are programmed by channel hot electron. This is done
keeping the bulk and the electrode on the select gate side (hereafter called Drain) grounded
and applying a positive voltage on the select, memory and source electrodes (see ﬁg. 1.23).
The electrons are accelerated by the high parallel electric ﬁeld induced by the high Source bias,
and injected into the memory stack thanks to the vertical ﬁeld due to the positive voltage
applied on the memory gate. The injection comes at two points: at the pinch-oﬀ of the channel,
corresponding to the region between the select gate and the memory gate; and at the Source
junction where the lateral electric ﬁeld is higher. In SG memory, diﬀerently from the classical
ﬂash cell, the channel current during CHE programming operation is eﬃciently controlled by the
select gate allowing a reduction of the current consumed during CHE programming operations
(see ﬁg. 1.24).
Figure 1.23: Split-Gate CHE schematic showing the two preferential injection points: at the limit between
the two gates and at the Source junction.
Erasing Erasing eﬃciency is one of the main challenge in split gate memory. Depending
on the memory geometry and memory gate stack composition, split-gate memory can be erased
by:
HHI this method, in the follow also referred as Source Side Injection (SSI), is fast but it needs
a high voltage on the Source electrode (ﬁg.1.25-a) that can induce disturb phenomena
and parasitic currents. Moreover the hot hole injection point is localized on the Source
side causing a mismatch in spatial distribution between the trapped electrons and holes
population that is a severe problem aﬀecting the device endurance and retention [58, 59].
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Figure 1.24: Current consumed during programming mechanism in a Split-Gate (left) and planar (right)
memory
Figure 1.25: Split-Gate erase schematic (a) hot hole injection (b) poly-poly FN tunnelling (c) FN tunnelling
through memory oxides.
FN allows an uniform erasing of the memory cell but it is slower than HHI. Split gate with
polysilicon ﬂoating gate are erased using poly-poly FN tunnelling (ﬁg. 1.25-b). In this case
a ﬂoating-gate tip is used as a ﬁeld enhanced tunnelling injector and lower voltages are
needed. In charge trap-based split-gate memories this solution is not possible and the FN
tunnelling is done through the interpoly dielectric or the tunnel oxide (ﬁg.1.25-c).
Operation of split-gate charge trap memory cells made at CEA-LETI, and analysed in this
thesis will be detailed in chapter 2. In the next section we will detail the state of the art of
the split-gate (SG) charge trap memory (CTM) with the aim to describe the framework of this
thesis.
1.4 Split-gate charge trap memory: state of the art
In the last ten years the SG technology dominating the split-gate cell market has been the Su-
perFlash Split-gate developed by the Taiwanese Silicon Storage technology (SST). The structure
employing poly-silicon ﬂoating-gate memory, is licensed by the SST and it has been bought by
the major IC companies (see ﬁg. 1.26). A valid alternative to the super ﬂash SST monopoly are
the split gate charge trap memories studied in this thesis.
Split-gate charge trap memory combine the advantages of a discrete charge trapping layer
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Figure 1.26: Left:Self-aligned SuperFlash cell (0.18-µm) for high density ﬂash memory (top) and Non-self-
aligned SuperFlash cell for low-density ﬂash memory (bottom) [55]. Right: Number of produced SuperFlash
cell licensed by SST [60].
Figure 1.27: Left: Split-gate and charge trap memories advantages. Right: number of patents registered
every year [61]
(scalability, resistance to oxide defects) and of the 2-Transistor (2T) conﬁguration (high program
eﬃciency, low consumption, fast access time...). Due to the increasing demand for consumer,
industrial and automotive products, highly reliable, and low integration cost embedded memories
are more and more required. In this context, split-gate CTM are a promising solution and the
interest in this technology, evidenced by the number of registered patents every year (see Fig.
1.28), is increasing. Two main companies have reported development work on split-gate charge
trapping memories (see ﬁg. 1.28):
 Freescale integrating Si-ncs for microcontroller products in the 90nm technology node
[62, 63].
 Renesas integrating Si3N4 as charge trapping layer. During the ﬁrst half of 2012 Renesas
announced the signature of an agreement with TSMC under which it would outsource man-
ufacture of mcus at the 40nm node based on split gate MONOS (Metal/SiO2/SiNX/SiO2/Si)
architecture [64] .
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Figure 1.28: Number of patents registered by IC companies [61].
1.4.1 Architecture
A split gate memory can be done starting from the patterning of the select gate (SG "access
ﬁrst"), or the memory gate (SG "Memory First") as shown in ﬁg.1.29 . Because of a better lateral
isolation of the two control gates that allow a easier scalability, the select gate ﬁrst is preferred.
Moreover the access transistor ﬁrst improves the coupling between the two gates avoiding the
introduction of an additional insulator layer between them. As a result, in the following we study
in details the "access ﬁrst" Split-Gate. And by default Split-Gate in the following will refer to
"access ﬁrst" Split-Gate.
Figure 1.29: Schematic of SG with memory ﬁrst Left) or Access ﬁrst (Right) conﬁguration.
As shown in ﬁg.1.30 among all the possible architectures the two mainly used are the Spacer
and the self-aligned multi-lithography. The multi-lithography approach, processed with select
gate-ﬁrst conﬁguration, consists in a select gate transistor formed using standard logic processing
and a memory gate stack that is deposited over it and etched to form the ﬁnal split gate device.
One of the main issues of the multi-lithography approach concerns the misalignment between the
two control gates. To solve this problem, self aligned solutions have been proposed. In particular
on a spacer approach the second control gate is deﬁned by a spacer technology, on the edge of the
access transistor. In this solution, one should notice that the second control gate does not require
any lithographic step to deﬁne the spacer; only a non critical mask is used to remove the spacer
on the adjacent sidewall of the select transistor. The structure and the principal advantages and
drawbacks of these two architectures are reported in ﬁg. 1.4 .
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Figure 1.30: Study on patents: architecure [61]
MultiLitho Spacer
Advantages
· Less critical masks (2nd gate
length mainly controlled by poly
deposition)
· Self-aligned, no alignment issue
Issues
· Misalignment directly leads to
gate length variation (∆Vt vari-
ability)
· Memory Gate etching: techno-
logical challenge
Table 1.4: Comparison between Spacer and multi-litho split gate architecture.
1.4.2 Charge trap layers
At the beginning of this chapter at page 21 we described the advantage of integrating a discrete
CT layer instead of the classical poly-silicon ﬂoating gate and the possible charge trap materials.
A statistical study on registered patents employing CT split gate cell (Fig. 1.31), shows that
among all the possible materials the most exploited are silicon nitride and silicon nanocrystal.
Silicon nanocrystal-based cell were introduced in 2006 by Freescale [65, 66, 67, 68, 69, 56,
70]. The technology were integrated in a array of 16 Mbit cell in 90 nm technology and the
trapping medium consist of silicon nanocrystals (Si-Ncs). The select gate length is 150-200nm
and the control gate length is 100-200nm. A TEM image of the cell is presented in Figure 1.35.
The memory is programmed and erased as described below. The w/e courbes are shown in
ﬁg. 1.33.
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Figure 1.31: Study on patents: CT materials [61].
Figure 1.32: (left) TEM images of the cross section of nanocrystal Split-Gate Flash [66], (center) program
schematic, (right) erase schematic.
Program The cells are programmed by hot electron tunneling (here called Source Side injec-
tion). A programming window of 3V is obtained in 1us, with a source voltage of 5V, a
select gate voltage of 0.8V, a control gate voltage of 10V. Drain and bulk voltages are at
0V. The programming current is 2uA.
Erase Erasing is done by FN tunneling through the interpoly dielectric. The control Gate
voltage is set to 14V, source, drain and bulk electrodes are keeping grounded. The erasing
time is of the order of 10ms. There is no need for negative voltages.
Figure 1.33: Left: Program vs. time for variations in control gate and source voltage. Right: FN erase of
bitcells with Vcg = 14V. Each bitcell shows erase saturation near its natural Vt.
Silicon nitride is used as CTL in Renesas technology. A TEM image of their technology
and its scaling is shown in ﬁg 1.35. With this technology Renesas is now able to produce MCUs
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consuming less than 10uW, aiming to produce nano watt MCUs (nW-MCUs) (see ﬁg. 1.35).
Figure 1.34: Tem images of scaled split-gate memories [3]
Figure 1.35: Representation of the challenge toward nW computing
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1.5 Conclusion
In this chapter, we have presented the framework of this thesis.
In a ﬁrst part the economic context, the evolution and the classiﬁcation of semiconductors
memory were presented. Then the Flash memory operations needed for understanding this thesis
were reviewed. We thus presented the ﬂash memory scaling limits and the proposed solutions:
we explained the advantages of using a charge trapping layer instead of the continuous ﬂoating
gate and a high-k control dielectric instead of the classical silicon oxide.
Finally, we introduced the split gate solution. In particular we reported the state of the art
of charge trap Split-Gate cell, object of this thesis, that integrates in a split-gate structure the
new materials presented as a solution to the ﬂash memory scaling issues.
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Chapter 2
Split gate charge trap memory
First of all in this chapter Multi-litho split-gate charge trap memories with electrical gate length
down to 20nm are presented. Then Silicon nanocristals (Si-ncs), or silicon nitride (Si3N4) and
hybrid Si-nc/SiN based split-gate memories, with SiO2 or Al2O3 control dielectrics, are compared
in terms of program erase and retention. The scalability of SiN based memories are thus studied,
investigating the impact of gate length reduction on the memory window, retention, disturb,
variability and consumption. Finally, the spacer-split gate memory is presented as a possible
solution to overcame the multi-litho alignment scaling issue.
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2.1 Basics of Split gate charge trap memories
Split-gate charge trap memories were processed with a 'memory last' conﬁguration, meaning
that the Memory Gate (MG) is deposited on the Select Gate (SG) electrode. Electron beam
lithography was used to deﬁne select gates (LSG) down to 40nm and the channel widths (W)
down to 100nm. The electrical memory gate length is controlled by the poly-Si layer overlapping
the memory channel (Fig.2.1-left), allowing to achieve gate length down to 20nm (Fig.2.1-right).
In the following, LMG will refer to the electrical length.
Figure 2.1: Left: SEM plane view of channel, select gate and memory gate. Center: schematic cross section
of a split-gate memory. Right: TEM images of a 20nm SiN split-gate memory
In this structure, various gate stacks were integrated with Si-nc (Sample A), Si3N4 (B), and
hybrid Si-nc/SiN (C) charge trapping layer CTL. Moreover we integrated HTO/Al2O3 control
dielectrics to Si-nc/SiN CTL (D) to increase the gate coupling.
The silicon nanocrystals were grown on the tunnel oxide surface by Low Pressure Chemi-
cal Vapor Deposition (LPCVD) with a two-steps process. First, diﬀusion of Silane (SiH4) on
hydrophilic surface causes the germination phenomenon; then the Dichlorosilane (SiH2Cl2) is
introduced in the process and the nanocrystals are selectively grow. Using this method the size
and density of Si-nc were independently controlled. The ﬁrst by the Dichlorosilane diﬀusion
period the second by the Silane diﬀusion period.
In the case of hybrid Si-nc/SiN layer, the Si-nanocrystals were capped in-situ by a 2nm SiN
layer, as described in [19], in order to boost the memory window.
In table 2.1 the technological details of the various stacks are reported, while TEM cross
sections are shown in ﬁg. 2.2. The samples with Si-ncs were analysed in Energy Filtered mode
when Si is selected, putting in evidence the presence of Si clusters.
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Sample A Sample B Sample C Sample D
Tunnel Oxide SiO2 (5nm) SiO2 (5nm) SiO2 (5nm) SiO2 (4nm)
Charge trapping Si-ncs SiN Si-ncs+SiN Si-ncs+SiN
layer (Φ ∼ 6nm) (6nm) (3nm) (3nm)
Control HTO HTO HTO HTO (3nm)
dielectrics (8nm) (10nm) (10nm) Al2O3 (8nm)
Control Gate Poly-Si Poly-Si Poly-Si TiN
Table 2.1: Technological details of the studied split-gate charge trap memories
Figure 2.2: TEM images of split-gate memories for various memory gate stacks, (a) Si-nc, (b) Si3N4 (c)
Si-nc/SiN charge trapping layers. (a) was obtained in Energy Filtered mode (selecting Si), (b) and (c) in
High Resolution mode
ID(VSG,VMG) characteristic In split-gate memory the select gate allows to control the chan-
nel current. In ﬁg 2.3 we can see a ID(VMG, VSG) transfer characteristics measured for 20nm
and 70nm memory gate length devices. On the 20nm memory, a slight VTH reduction appears as
VSG increases, due to a parasitic control of the memory channel by the select transistor. Despite
this issue, the channel current can eﬃciently be controlled from ON to OFF state by biasing the
select gate.
Figure 2.3: ID(VMG) for various VSG for 20nm and 70nm memory gate lengths
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Consumption measurement In order to quantify the programming consumption, the source
current was measured during the programming operation using the dynamic technique pro-
posed in [71]. The developed set-up (Fig 2.4) uses two waveform generators combined with two
WGFMUs (Waveform Generator and Fast Measurement Units) integrated in an Agilent B1500A
semiconductor device analyser.
The set-up was veriﬁed comparing the IS(VSG) transfer characteristics (at low VS) with the
average current consumed during a programming pulse for various select gate voltages. The good
matching between the current measured in continuous and dynamic mode (Fig. 2.5) demonstrates
the validity of our setup. Moreover it proves the capability of the select transistor to control the
current even when high bias voltages are applied to the source and memory gate electrodes.
Figure 2.4: Experimental setup used to measure the current comsuption during the Source Side Injection
(SSI) programming operation
Figure 2.5: Comparison between (a) IS(VSG) transfer characteristic and (b) channel consumption current
as a function of the select gate voltage (VSG) during a 10µ s programming pulse. In dynamic mode, each
point corresponds to the average current measured during the pulse
2.2. Impact of the memory gate stack on the memory performances. 37
2.2 Impact of the memory gate stack on the memory perfor-
mances.
For the samples described above (see table 2.1) we investigated the impact of the memory gate
stack on the memory performances.
2.2.1 Programming
The split-gate memories are programmed using Source Side Injection (see 1.3.2), biasing both
the memory gate and the source electrode at high voltages. The select gate potential is set to
1V in order to operate close to the threshold regime (IS ∼10µA).
Figure 2.6: Left: Program characteristics in Source Side Injection mode of sample B (Si3N4), sample
C (Si-nc/SiN), sample A (Si-nc) with 30nm memory electrical gate length, for various programming VMG
and VS . Right: Memory windows of Si-nc, Si-nc/SiN and Si3N4 split-gate charge trap memories for same
programming conditions (VGM=10V, VS=3V, tw=20µs)
Figure 2.6 shows the normalized program characteristics of Si3N4, Si-ncs, and hybrid SiN/ncs
split-gate memories for various programming VMG and VS . The memory gate length is of 40nm.
Due to a higher density of trapping sites, nitride memories exhibit a higher memory window.
In particular, for a 10µs programming pulse with VMG=10V and VS=3.5V, the threshold volt-
age shift is about 3V, compared with 1.25V of Si-nc samples. Thus, higher voltages or longer
programming times are required for Si-nc memories to achieve the same memory window. Inter-
estingly, hybrid Si-ncs/SiN layers oﬀer a good memory window improvement and allow to partly
compensating the reduced ∆VTH of Si-nc memories.
These results are summarized on the right side of ﬁg. 2.6 . In this bar diagram we show
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the memory window for the diﬀerent stack after a programming time of 20µs and a given pro-
gramming condition. It appears that Si3N4 memory has the highest memory window. On the
contrary, Si-nc memory exhibit the lowest ∆VTH . Whereas Hybrid Si-ncs/SiN shows an inter-
mediate behaviour.
2.2.2 Erasing
Various erasing methods were used depending on the nature of the charge trapping layer and the
control dielectric:
Figure 2.7: Erase characteristics of 30nm memories with various erasing mechanisms: Hot Hole Injection
(sample B: Si3N4), FN through top dielectric (sample A: Si-ncs) and FN through bottom dielectric (sample
D: Si-ncs with high-k top oxide).
Nitride based memories are erased using Hot Hole Injection (HHI), this method allows faster eras-
ing speed but suﬀer from a higher current consumption. Moreover the high voltage needed
on the source electrode could induce disturb phenomena especially when the memory di-
mensions shrink (see 2.3.3.2).
Si-nc memories with HTO control dielectrics are erased by Fowler-Nordheim (FN) injection
from the top oxide: the electrons are removed from the ncs by tunnelling through the HTO
to the memory gate electrode. This erasing method is slower than HCI but no current ﬂows
in the channel as both drain and source electrodes are kept grounded. The high voltage
applied on the gate electrode creates a high potential diﬀerence between the select gate
and the memory gate that can cause irreversible damages. Keeping ﬂoating the select gate
electrode we were able to erasing the memory voltages up to 20V without breaking the
device.
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Si-nc memories with high-k control dielectrics are erased by FN injection through the bottom
oxide. In this case the electrons are removed from the ncs through the SiO2 tunnel oxide.
Thanks to the high-k dielectric, for a given programming condition, the potential that
drops on the tunnel oxide is higher comparing with the samples integrating silicon oxide
as control dielectric. This electric ﬁeld enhancement leads to faster erasing speed.
Fig.2.7 presents the corresponding erasing characteristics; HHI allows faster erasing speed
but suﬀer from a higher current consumption. In FN mode, +16V and -16V gate voltages are
respectively used to erase memory samples with HTO and Al2O3 control dielectrics.
2.2.3 Retention
For the four samples we measured the retention characteristics after a initial pulse of 10 µs with
VD=4V, VMG=10V ans VSG=1. We studied devices with a memory gate length of 90nm.
Figure 2.8: (a, b): Retention characteristics for various temperature for Si3N4 (sample B) and Si-nc /
SiN (sample C) charge trapping layers. (c, d): Comparison of retention characteristics at 85 and 150 of
split-gate charge trap memories with various gate stacks.
The retention characteristics are presented in ﬁg.2.8. A high temperature activation is mea-
sured with a nitride CTL with a strong charge loss at 150 (Fig. 2.8-a), while Si-nc/SiN CTL
exhibits a more stable behaviour as the temperature is increased (Fig.2.8-b). Fig.2.8-c and
Fig.2.8-d show the comparison of the memory samples at 85 and 150. Up to 85, Si3N4
CTL oﬀers the best retention performances, while for higher temperatures, an inversion of trend
is observed as Si-nc memories present the smallest charge loss in agreement with [72].
For all the investigated temperatures, memories with high-k control dielectrics show faster
charge decay, due to the thinner tunnel oxide and the lower barrier height of Al2O3 compared
to SiO2. These results are summarized in ﬁg. 2.9 where we reported the charge retention after
about three days from the initial writing.
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Figure 2.9: Charge retention after about 102 seconds at low (left side) and high (right side) temperature
The choice between SiN or Si-ncs CTL should be made considering the ﬁnal application of the
memory device: at low-temperature applications, the charges trapped deeply in SiN (1.2 to 1.6eV
[73]) are hardly de-trapped and SiN is preferable to Si-ncs. On the contrary, at high-temperature
applications (e.g. embedded applications for automotive products), silicon nanocrystals show a
better retention than SiN. Indeed, in nano crystal memories the electrons are stored in the Si
conduction band, and do not have temperature-activated de-trapping processes.
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2.3 Scaling the memory dimensions
In this section we investigate the impact of the select gate and the memory gate scaling on the
memory operation.
Thanks to multi-lithography approach and e-beam lithography, we processed devices with
select gate lengths from 500nm down to 40nm. For each select gate length we processed memory
gate with electrical gate lengths from 350nm down to 20nm. In the time this thesis is written this
is the smallest device presented in the world. Investigating the consequence of this aggressive
scaling is crucial for the development of the split-gate technology.
The study on scaling of the dimensions (memory and select gate) were done on SiN memories.
This choice was motivated by the higher programming window of nitride memories (see 2.2.1)
that allows a better understanding on the physical mechanism involved in the memory operations.
The experimental results were explained by means of TCAD simulations.
2.3.1 TCAD simulation
Simulations were performed with the Synopsis TCAD Sentaurus software. The interest in this
program resides in the fact that we can reproduce the structure and the physics of a 2D system.
In this section we will show the steps and the tools that allowed us to calibrate the software on
our devices before using it for the physical understanding of split-gate behaviour.
Synopsis tools The synopsis program is made of many tools that are linked with each other.
The facilities we used are:
Sprocess is an advanced 1D, 2D and 3D process simulator for developing and optimizing silicon
semiconductor process technologies. The output is a device structure which can be used for
device electrical simulations. We used it mainly for the simulation of the Spacer architecture
(see 2.5.2) .
SDE Sentaurus Structure Editor is a 2D and 3D device structure editor. With this tool we
can draw the device structure or, starting from the output of the process simulation, it is
possible to add the contact and generating the mesh.
Sdevice is a device simulation tool that simulates the electrical characteristics of semiconductor
devices, as a response to external electrical, thermal or optical boundary conditions imposed
on the structure. The input device structure comes from process simulation with the aid
of tools like Sentaurus Structure Editor.
Tecplot Specialized plotting software. Dedicated for scientiﬁc visualization of the simulation results,
for example, energy band diagrams and cross-sectional 2D or 3D data.
Inspect Inspect Curve display program. Simulation output can be plotted using Inspect, such as
current-voltage characteristics. We used it also for the threshold voltage extraction.
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SWB Sentaurus Workbench is the primary graphical front end that integrates TCAD Sentaurus
simulation tools into one environment. We used it to organize, and run simulations.
Structure creation The structure and its mesh ﬁg. 2.10 has been implemented under Struc-
ture Device Editor software. We can notice that the mesh size is smaller in the region where
the electric ﬁeld is higher. The choice of the mesh has to be done considering that the Poisson's
equations are solved for each point of the mesh. If the mesh size is too large, the results obtained
from the simulation are imprecise on the contrary with a too small mesh the computation time
increases too much.
Figure 2.10: Boundary (left) and mesh (right) of the simulated SiN split-gate memory (LMG=50nm
LSG=100nm).
Parameters calibration The junction size, the mobility parameters, the dopant concentra-
tions were found reproducing the ID(VMG,VSG) characteristic of various split gate devices with
diﬀerent dimensions. The initial simulation parameters were taken from previous simulations
[74] made on planar memory fabricated at CEA/LETI and processed similarly to our split-gate
memory. In ﬁg. 2.11 we reported ﬁtting between the measured and simulated threshold volt-
age for device with various memory gate lengths. We can see that the simulation ﬁts the data
both when the reading is done in reveres mode (VS=1.5, VD=0) or in forward mode (VD=1.5,
VS=0). Diﬀerently from a planar SONOS memory we can notice a diﬀerence between forward
and reverse in the fresh cell due to the asymmetric structure of the split gate cell.
The simulation parameters were calibrated by ﬁtting the programming characteristics over
diﬀerent VS/VMG for two memories with respectively 20nm and 40nm memory gate lengths
(Fig. 2.12). To be sure of the dimensions, we made a TEM image on a tested 20nm device.
In our structures, 3V of programming VS is suﬃcient to generate hot carriers due to the short
LMG. Note that the numerical simulations correctly reproduce our experimental results.
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Figure 2.11: Left: Simulated and measured threshold voltage in reverse and forward mode. Right: schema
representing the forward and reverse reading conditions.
Figure 2.12: Left: (up) TEM image of the tested device with a 20nm memory gate length; (down)
corresponding TCAD simulated structure. Right: Measured and simulated programming characteristics
using the Fiegna model.
Fiegna model The simulation of the SSI mechanism is crucial for the understanding of the
SG physical behaviour. In order to simulate the hot channel injection programming we activated
Fiegna model [75] in the Synopsis tool suit.
In Fiegna's model, the hot carrier injection current IG (see ﬁg. 2.13) is calculated as an
integral along the semiconductor-insulator interface (s) over the product of energy dependent
normal to interface carrier velocity (v), carrier distribution energy (f), and carrier density of
states (g), so that:
IG =
∫
Pins
[∫ inf
EB0
v⊥(ǫ)f(ǫ)g(ǫ)d(ǫ)
]
ds (2.1)
where EB is the Si-SiO2 barrier energy and Pins the probability that an electron does not scatter
in the image potential well.
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The carrier distribution energy is approximated to the case of a parabolic and an isotropic
band structure, and equilibrium between lattice and electrons leading to a simpliﬁed expression
of the gate current:
f(ǫ) = Aexp
(
−χ ǫ
3
F 1.5eff
)
(2.2)
where A is a ﬁtting parameter; χ is a constant of the high-energy distribution function; n the
electron density; and F is the eﬀective electric ﬁeld that replaces the local electric ﬁeld to capture
at ﬁrst order the eﬀects of the non-locality of hot electron injection [76].
Putting 2.2 in 2.1 the gate current can be rewritten as:
IG = q
A
3χ
∫
Pinsn
F
3/2
eff√
EB
e
−χ ǫ
3
F1.5
eff ds (2.3)
2.3.2 Understanding of SSI operation
The understanding of the physical mechanisms beside the SSI operation in split-gate memories
is crucial for the interpretation of diﬀerent aspects of the experimental results [77, 78, 79, 80, 81].
In this section we use simulations to understand the impact of the memory and select gate scaling
on the measured programming eﬃciency and current consumption.
In split-gate charge trap memories, the electrons ﬂow through the channel below the select
gate to be subsequently injected toward the charge trapping layer. This happens because the
source voltage induces a high electric ﬁeld parallel to the interface that gives to the electrons
the needed energy to pass over the Si/SiO2 barrier. Then, the electrons are driven to the charge
trapping layer by the attractive transversal electric ﬁeld induced by a strong positive voltage
applied on the memory gate (Fig. 2.13).
Dummy gate experiment We started with measuring a reference split-gate structure with
a dummy memory transistor, composed by a 5nm oxide instead of the Oxide/Nitride/Oxide
memory stack, in order to directly monitor the injected current through the tunnel oxide. We
measured the source current (IS); the memory gate current IMG; and we computed the injection
Figure 2.13: Schematic representation of HCI mechanism.
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Figure 2.14: Left: Schematic representation for a split-gate with a dummy memory stack composed by
a 5nm SiO2. Right: Measured source current (IS); memory gate current IMG; and computed injection
eﬃciency (IMG/IS) for a dummy memory gate with LSG=200nm and LMG=100nm.
eﬃciency (IMG/IS) as a function of the select gate voltage for VS=3V and VMG=3V. Fig 2.14
shows that the best choice for the select gate voltage during the programming operation is close
to the threshold voltage, giving the best compromise between a low current consumption and
a high current injection. Indeed, when the select transistor is in weak inversion, the gate and
source currents increase nearly exponentially, on the contrary when the select transistor is in
strong inversion, the injection current saturates and using a higher VSG is ineﬃcient.
The experimental results were ﬁgured out by the device simulations. The simulated channel
potential during programming operation when the select transistor is in weak (VSG=0.3V),
moderate (VSG=0.9V), and strong inversion (VSG=2V), is reported in Fig.2.15-a. First it should
be noted that most of the hot electrons are generated by the strong electric ﬁeld created across
the weak-controlled gap between select and memory gates. Indeed, in this thin region occurs the
major voltage drop between the select and memory gates. To understand the main parameters
that inﬂuence the injection eﬃciency, we rewritten the equation of the injection current (2.6) as:
IG = q
A
3χ
∫
Pins · p2 · ds (2.4)
where
p2 = n · F
3/2
eff√
EB
e
−χ ǫ
3
F1.5
eff (2.5)
depends on:
 the product, deﬁned as p2 (2.5), between a monotonic function of the local electric ﬁeld F
and the number of channel electrons n;
 the probability Pins that an electron does not scatter with the image potential well.
Because Pins depends on the height of the Si-SiO2 barrier and this is a function of the insulator
ﬁeld, we will neglect it in this analysis as we can consider it as constant for a given VMG.
The product p2 (Fig.2.15-b), in agreement with the experimental results, is low at VSG=0.3V
and remains in the same order of magnitude between VSG=0.9V and VSG=2V. This can be
explained by the fact that F and n have opposite behavior as the select gate bias increases.
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Figure 2.15: (a) Simulated potential proﬁle and electron concentration at the Si/SiO2 interface during pro-
gramming operation. The bias conditions are: VMG=3V VS=3V VSG=0.3V (weak) VSG=0.9V (moderate)
VSG=2V (strong inversion). The device dimensions are LSG=200nm and LMG=200nm. (b) Corresponding
simulated injected current (in arbitrary units), plotted along the memory channel.
When the select transistor operates in weak inversion, the injected current increases with
VSG, due to the increasing of the amount of electrons provided by the select transistor. On the
other hand, in strong inversion, the injected current is limited by the reduction of the electric
ﬁeld, as VSG increases. Indeed, in strong inversion, the select gate potential is disturbed by the
memory gate, causing a lowering of the potential diﬀerence at the gap side that results in a lower
electric ﬁeld.
Analogue experiments have been done for the memory devices described in section 2.1 where
we measured the consumed current at the source electrode and the memory gate threshold voltage
shift during a programming pulse (VMG=8V, VD=3V τ=100µs). Fig.2.16 shows the memory
window (∆VTH) and the current consumption IS when the select gate is in weak, moderate
and strong inversion. The previous behaviour (Fig.2.14) was found again, conﬁrming that the
optimal choice for VSG is in a region strictly above the select gate threshold voltage, insuring
the best compromise between a high programming window and a limited current consumption.
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Figure 2.16: Measured channel current and programming window versus the normalised select gate voltage
during a 10µs programming pulse with VS=3V and VMG=8V. LMG=200nm
2.3.3 Select Gate scaling
The scaling of the select gate is limited by the lithography challenges associated with printing sub-
wavelength features and its sensitivity to variation. Thanks to e-beam lithography we achieved
select gate length down to 40nm. At this scaled dimension the functionality of the select gate
must be proved. In this part we will investigate the impact of the memory gate scaling on
programming/consumption and disturb.
2.3.3.1 Programming and consumption
The eﬀect of the select gate scaling on the programming current consumption was investigated
by measuring the select gate threshold voltage lowering and the programming window for devices
with a select gate length from 350nm down to 40nm.
Fig.2.17-a shows that as the select gate dimensions scale, the memory window remains un-
changed but the select gate threshold voltage decreases due to DIBL (drain induced barrier
lowering). This parasitic eﬀect causes, for a given VSG, an increase of the consumed current dur-
ing program operation. For instance, as the select gate scales from 90nm to 40nm we measured
during a pulse of 10µs with VS=3V; VMG=10V; VSG=1V (corresponding to the same ∆VTH in
the two devices: see Fig.2.17-b), a current consumption increase of about one decade. Indeed,
the DIBL in devices with scaled LSG is a consequence of the insuﬃcient control of the channel
potential by the select gate. At high applied source voltages this induces, similarly to the case of
the strong inversion described above, a lowering of the electric ﬁeld that results in an increasing of
the consumed current and consequently a decreasing of injection eﬃciency (∆VTH/IS). There-
fore in ultra-scaled devices reducing DIBL phenomenon, optimizing for example the junction
implantations, is of great importance to control the consumption.
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Figure 2.17: (a) DIBL due to select gate scaling. (b) Programming window as a function of the select gate
length for devices with a long (LMG=340nm) and short (LMG=40nm) memory gate length.
2.3.3.2 Disturb
The way split gate memories are linked together is shown in ﬁg 2.18 . While writing a cell in a
memory array, the neighbour cells can be eﬀected by source disturb.
Figure 2.18: Split-gate array schema.
We analysed the sensitivity to source disturb eﬀect for two types of neighbour cells:
Bit3 The cells connected through the bit line to the target cell (Bit1) have the same source
voltage. The sensitivity to this source disturb eﬀect is examined by measuring the threshold
voltage shift of an isolated split gate cell when a high voltage (VS=6V) is applied on the
source electrode while all the other contacts are kept grounded. The results are illustrated
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Figure 2.19: Left: programming characteristic of the target cell and threshold voltage shift induce in the
neighbour cell (with common source line) for memories with diﬀerent select gate lengths and memory gate
length of 200nm. Right: schematic of the cell array.
in ﬁg. 2.19 where we compared the programming window of the target cell with that of
the neighbour memory cell. We can state that disturb phenomenon induces a very small
VTH shift in fresh cell also in memories with scaled dimensions.
Bit2 This cell is connected to the target cell through the memory gate, select gate and drain
lines. The sensitivity to the disturb eﬀect is examined by measuring the threshold voltage
shift of an isolated split gate cell when the two gates and the drain are biased with the
same programming condition of the target cell, while the drain electrode is biased with a
positive bias in order to prevent inversion charges in correspondence with the select gate.
In a ﬁrst experiment a bias of 6V was applied on the Source electrode, with VMG=10V,
VD=1.5V, VSG=1V. The high potential induces DIBL phenomenon that aﬀects the ca-
pability of the select gate to control the current increasing the disturb (see ﬁg. 2.20).
Figure 2.20: Electrostatic potential of a split-gate memory with LMG=20nm, LSG=100nm for VMG=10V,
VSG=1V and two source bias conditions: VS=3V (black line) and VS=6V (blue line). DIBL eﬀect is shown.
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To overcome this issue two ways were exploited:
 increasing the Drain bias,
 decreasing the Source bias.
The ﬁrst solution was discarded to avoid oxide breakdown due to leakage current through
the thin select gate oxide (2.5nm). We thus opted for the second solution performing
programming measurement using a Source voltage of 3V that, in scaled memory devices,
leads to a programming window up to 9V (see 2.3.4).
Programming measurement with VMG=10V, VD=1.5V, VSG=1V and VS=3V are reported
in ﬁg.2.21 for a memory gate length of 200nm and various select gate lengths. As summed
up in ﬁg. 2.22 the disturb increases with the decreasing of the select gate length. When
the select gate length is smaller than 50nm the disturb becomes an important eﬀect that
may prevent the select gate scaling.
In order to reduce the disturb, the control of the select gate over the channel must be
improved. An easy way is to optimize the drain junction.
Figure 2.21: Left: programming characteristic of the target cell and threshold voltage shift induced in the
neighbour cell (with diﬀerent Drain line) for memories with diﬀerent select gate lengths and memory gate
length of 200nm. Right: schematic of the cell array.
Figure 2.22: Threshold voltage shift due to disturb phenomenon after 500us as a function of the select gate
length. The memory gate length is 200nm.
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2.3.4 Memory gate scaling
In the previous section we described the eﬀect of scaling the select gate dimension. Here we
focus on the memory gate scaling. We will see that the memory gate scaling improves the
programming and erasing eﬃciency without increasing the current consumption. On the other
hand the memory gate scaling can introduce a higher ∆VTH variability due to a gate length
variation directly linked to a bad control of the lithography alignment.
2.3.4.1 Programming
The impact of the memory gate scaling on the injection eﬃciency has been investigated by
studying the programming characteristics of devices with a 100nm select gate length and a
memory gate length from 180nm down to 20nm. Fig.2.24-a shows the programming window after
a 500µs program pulse (VMG=10V; VS=3V; VSG=1V) as a function of the memory gate length.
With the shrinking of the memory dimensions the programming window strongly increases from
3V to 9V. This result has been explained by the means of TCAD simulations.
Figure 2.23: Channel potential during SSI operation
In long devices the electric ﬁeld in the memory channel shows two peaks (Fig.2.24-c), the
ﬁrst one is located in the gap, due to the diﬀerence between the memory gate and the select gate
potentials; the second peak is created at the channel source junction (see ﬁg. 2.23). As the gate
length is further reduced, the two peaks merge and the maximum of the electric ﬁeld increases,
leading to an enhanced injected charge in the nitride layer (Fig.2.24-b).
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Figure 2.24: a) Measured and simulated programming windows of split-gate SiN memories for various gate
lengths (VMG=10V; VS=3V; VSG=1V, t=500µs). b) Corresponding simulated trapped charge concentration
in the SiN layer. c) Simulated local electric ﬁeld in the channel during Source Side Injection programming.
Two peaks appear, one near the gap, the other close to the source electrode. In short devices, the two peaks
merge
Figure 2.25: Trapped charge location after a programming pulse of 500µs (VS=3 VMG=10)
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2.3.4.2 Erasing
In ﬁg. 2.25 we reported the simulated trapped charge in Si3N4 during Source Side Injection
programming operation for various gate lengths. Accordingly to what described in the previous
section (see Fig. 2.24), in long device the charge is injected near the gap region and the maximum
concentration of trapped charge gradually moves to the source electrode in short devices.
During HHI erasing operation, the hot holes are generated at the source junction and then
injected in the SiN region near it. This implies that in long devices, as schematically shown in ﬁg.
2.26-Right, occurs a mismatch between the injected holes and the trapped electrons population
that prevents a complete erasing of the cell [82, 83, 84, 80]. On the contrary in devices with a
small memory gate length, due to the short distance between the gap and the source, the holes
during HHI erasing and the electrons during SSI programming are injected in the same location,
and thus the cell can be completely erased.
In order to verify this assumption we computed, for memories with diﬀerent LMG, the per-
centage of the erased charge after the same series of a programming (VD=3 VMG=10 VSG=1V
t=500µs) and an erasing pulses (VD=5 VMG=-10 VSG=0V t=500µs). Accordingly to what is
described above, the same signal that erase the 100% of the charge in a 30nm memory is insuﬃ-
cient to completely erase a 50nm memory and can not erase a memory with a gate length larger
than 150nm. In order to achieve a complete erase of the cell the HHI erasing time and voltages
have thus to increase with the increasing of memory gate dimension. When the memory gate
length is too large (&100nm) the HHI becomes useless and the FN erasing method is the only
method to erase the cell.
Figure 2.26: Left: Erase eﬃciency versus memory gate length for given program/erase conditions. Right:
Representation of the HHI/SSI mismatch issue
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2.3.4.3 Consumption
To analyse the eﬀect of the memory dimensions scaling on programming consumption, we mea-
sured for memory gate lengths from 350nm down to 20nm, the programming characteristics and
the current consumption as a function of the programming time (Fig. 2.27 ). The consumed
energy is calculated as the integral along the programming time of the channel current times the
applied source voltage:
ENERGY =
∫ time
0
VSIS(t)dt (2.6)
In split-gate memories, during programming, the memory transistor is ON, and the channel
current is controlled by the access gate voltage. Consequently the programming current IS for
a given VSG is constant and for a given program VS , the energy only depends on programming
time (see Eq. 2.6 and Fig.2.27-b). In scaled memory gate devices, as the programming eﬃciency
is higher, shorter programming times are suﬃcient to reach a given ∆VTH (Fig.2.27-a), and a
lower programming energy is achieved (Fig.2.27-b).
Figure 2.27: Measured programming characteristics (a) and measured consumed current (b) as a function
of the programming time for various devices with diﬀerent memory gate lengths
In Fig.2.28 we plotted the channel current consumed to reach a given programming window
of 3.5V as a function of the memory gate length. The required programming time is extrapolated
from Fig.2.27-a. The result shows an improvement of over 10 times of energy consumption when
the memory gate length scales from 100nm to 40nm. In particular, for sub-40nm gate length
devices, <0.1nJ of programming energy is reached, suitable for low power applications.
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Figure 2.28: Measured current consumption during a programming pulse with VS=3.5V; VMG=8V to
reach a programming window of 3.5V as a function of the memory gate length.
2.3.4.4 Variability
In ﬁg 2.29-left we show the programming window as a function of the nominal memory gate
length. In the last years the scaling of the device dimensions has been much more aggressive
than the improvements in the resolution of the lithography-process. The placement of the image
with respect to underlying layers needs to be accurate in all locations on each integrated circuit
to achieve adequate precision. In particular in split-gate memories with multi-litho architecture,
the misalignment between the select gate and the memory gate causes the variation of the
memory dimensions that induces a non-negligible programming window shift. The variation of
the programming window (σ∆VTH ) due to a variation of the memory gate length (σLMG) can be
written, in a ﬁrst approximation, as:
∆VTH = f(LMG)−− > σ∆VTH =
∂f(LMG)
∂LMG
σLMG (2.7)
To quantify this variation, we ﬁrst found the coeﬃcients a, b, c, d, e of a fourth-order polynomial
that reproduces the experimental data ∆VTH = aL4MG + bL
3
MG + cL
2
MG + dLMG + e, then we
derived it in order to compute the threshold voltage shift due to a memory gate length variation:
σ∆VTH
σLMG
= 4aL3MG + 3bL
2
MG + 2cL
1
MG + d (2.8)
Fig. 2.29 shows that depending of the lithography process and the chip variability constrains,
the choice of the memory gate dimension has to be done carefully: for instance to guarantee a
∆VTH variability lower than 5%, the memory gate length must be
 larger than 110nm with lithography overlay of ±10nm typical of Dry deep ultraviolet (DUV
193nm) lithography.
 larger than 80nm with lithography overlay of ±7nm typical of Immersion DUV 193nm.
 larger than 40nm with ±5nm (state of the art DUV 193nm).
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Figure 2.29: Left: programming windows versus memory gate lenght simulations and its ﬁtting. Right:
Variability due to LMG variation for diﬀerent lithography process
 with a overlay of ±3nm (Extreme UV) the variation of the threshold voltage is always
lower than 5%.
The results presented above put in evidence the misalignment issue: the overlay variability of
the memory gate over the select gate, limits the memory scaling. To overcome this problem a
self-aligned solution must be introduced as it is described in section 2.5.
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2.4 Study of the trapped charge location
In order to analyse the trapped charge location, VTH shift after a 500µs program pulse (VMG=10V
VS=3V) was measured in forward (VDS>0) and reverse (VDS<0) modes. Fig.2.30-up shows the
memory window and its TCAD ﬁtting in both reverse and forward mode. Moreover, Fig.2.30-
down shows that the diﬀerence between forward and reverse VTH is larger for scaled devices.
Figure 2.30: Measured and simulated VT−F −VT−R as a function of the memory gate length
This behaviour can be explained by means of TCAD simulation.
Fig.2.31 shows the simulated parallel electric ﬁeld in the channel during SSI operation. We
can see that two peaks of electric ﬁeld appear: one close to the select gate, the other near the
source electrode. For large gate length devices (down to 150nm), the injection point is located on
the side of the select gate. As the gate length is further reduced, the two peaks merge (see pag.
52) and the maximum electric ﬁeld peak is shifted toward the source electrode, in agreement
with [82].
Fig. 2.32 shows the channel potential during reading operation. When the electrons are in-
jected close to the source, the trapped charge is partly screened leading to positive VT−F −VT−R
value [85]. On the contrary, VT−F −VT−R ∽ 0 when the charge is injected near the select tran-
sistor. Based on these considerations, we analyzed the retention characteristics.
Fig. 2.33-left demonstrates that even after 105s, short devices still exhibit a larger ∆VT and
in forward mode the threshold voltage is nearly constant during retention indicating a small
charge loss. On the contrary ﬁg.2.33-right shows that the VT−F −VT−R evolves during time.
Indeed, the measured time evolution of VT−F −VT−R shows two behaviours: in long devices,
due to presence of pocket of charge close to the select transistor, VT−F remains similar to VT−R
during time. For short devices the charge initially close to the source diﬀuses toward the select
gate and VT−F −VT−R decreases.
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Figure 2.31: Simulated parallel electric ﬁeld (Fiegna model) during Source Side Injection programming
operation for various gate lengths
Figure 2.32: Simulated VT−F −VT−R assuming the spread of a pocket of charge located close to the select
gate (Q1) for a long device or to the source electrode (Q2) for a shorter device.
TCAD simulations were performed to conﬁrm the experimental results. The idea was to
compute the threshold voltage shift when a pocket of charge initially located at the source or
select gate side, spreads along the channel.
In a ﬁrst attempt, a charge density of 1013cm−2 closed to the select gate and covering 35nm was
added to a 350nm LMG memory. Similar simulations were repeated considering the same charge
spread over diﬀerent intervals from 35nm up to 350nm. With the same method, a charge with
density of 1013cm−2 covering 7nm and located close to the source was added in a 70nm memory
and spread over the channel with a step of 7nm.
The simulated threshold voltages are shown in (Fig. 2.34). In agreement to what described
above, in short devices the diﬀerence between forward and reverse VT decreases as the charge
moves toward the select gate, on the contrary in longer devices the diﬀerence between forward-
reverse remains ∽ 0 even if the charge, initially located close to the select gate, moves toward
the source.
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Figure 2.33: Left: Impact of the memory gate length on the retention characteristics at 85 Right:Time
evolution at RT of VT−F −VT−R during retention for various memory gate lengths. VT−F −VT−R gives
indications on the trapped charge location. VTH is measured at VDS=1.5V
Figure 2.34: Simulated VT−F −VT−R assuming the spread of a pocket of charge located close to the select
gate for a long device or to the source electrode for a shorter device
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2.5 Multi-litho SG-CTM evolution: The Spacer technology.
The multi-litho solution presented in the ﬁrst part of this chapter appears very promising for
high-speed and low consumption embedded memories. However, the misalignment of the two
gates can hinder the scaling of this architecture (see pag. 55). Indeed, an insuﬃcient control of
the position of the memory gate leads to a variation of the electrical gate length of the memory
transistor, inducing variability of the electrical performances of the device. To solve this problem,
self aligned, spacer, solutions can be proposed.
In the spacer approach the memory gate is deﬁned by a spacer technology, on the edge of
the access transistor (Fig. 2.35-Left). Therefore the memory gate patterning requires only a
non-critical lithographic step, needed to remove the spacer on the select gate side, making this
solution particularly adapted to scaled technologies.
First of all in this section spacer split-gate charge trap memories are introduced. Then,
the integration scheme and the inﬂuence of process parameters on memory characteristic are
presented. Finally electrical results on silicon nitride (Si3N4) based-memory are shown and
compared with the multi-litho technology.
2.5.1 Spacer presentation
A silicon nitride layer (CTL) was integrated in a spacer structure (ﬁg. 2.35).
Figure 2.35: Left: Schematic cross section of the spacer split-gate memory. Right: representation of the
memory gate stack.
2.5.2 Process simulation
Process simulations were realized with the software Sentaurus Process (release 2010.12), module
of Synopsys in order to optimize the process parameters. In this section, after presenting the
spacer split-gate memory fabrication process, we will analyse the inﬂuence of the implant condi-
tions and the spacer shape on the memory performances.
The the main front-end steps of split gate spacer process are described below:
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1. Shallow Trench isolation (STI) on silicon p-doped substrate
2. Boron well implantation and annealing
3. Select Gate stack deposition (SiO2/polysilicon/HTO)
4. Nitride hard mask deposition
5. Select Gate lithography, etching and stripping
 See ﬁg. 2.36
Figure 2.36: Simulation (left) and SEM image (right) of the device after the select gate patterning.
6. Memory gate stack depositions ONO/polysilicon
7. Memory spacers etching and stripping
 See ﬁg. 2.37
Figure 2.37: SEM image (left) and simulation (right) after memory spacers patterning
8. Hard mask nitride deposition
9. Select gate spacer removal: Lithography etching and stripping
10. Lightly Doped Drain (LDD) implantation and annealing
 See ﬁg. 2.38
11. Nitride Spacer deposition and etching
12. Highly Doped Drain (HDD) source/drain implantation and annealing
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Figure 2.38: Left: Simulation after MG stripping step showing LDD doping concentration. Right: SEM
image of the device after select gate spacer removal
13. silicidation, deposition of the passivation oxide
 See ﬁg. 2.39
Figure 2.39: Results of the spacer SG process simulation.
14. Back end of line (BEOL)
The process steps listed above will be use to study the optimization of the source drain
implantation energy.
2.5.2.1 Optimization of the Source/Drain implantation energy
In order to optimize the cell characteristic the doping impact on memory performances has been
evaluated. The simulated process ﬂow corresponds to the Spacer architecture process with a
memory gate length of 60nm. The select gate thickness is set to 50nm what is the worst case in
terms of channel counter-doping.
In order to ﬁnd an energy that prevents to have counter-doping on the channel, the process
simulations were done introducing a split on the energy HDD implantation with the following
values: 30, 25, 20, 15 and 10 keV and keeping constant the others parameters of the HDD SD
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implantation like the dose set at 2x1015cm−2. The implantations are simulated by the analytical
model of SProcess following the steps described above.
Figure 2.40: Proﬁle of active arsenic concentration along an horizontal line situated 1nm under the surface
of the channel.
Figure 2.41: Proﬁle of active arsenic and active boron concentration along a line situated at the middle of
the select gate.
The results presented here correspond to the proﬁles at the end of the whole simulated
process (LDD implantation, HDD S/D implantation and a spike annealing at 1050  for the
S/D activation ). The results indicate that in the case of high energies the polysilicon gate of
50 nm does not completely screen the implantation and the resulting concentration of Arsenic
in the channel corresponds to counter-doping.
Figure 2.42 illustrates that the counter-doping in the channel corresponds to barrier lowering
and modiﬁes the electrical characteristics of the device (see 2.42-inset). This study has allowed us
to choose the best HDD implantation energy: the energy of 10keV for the HDD SD implantation
has been retained.
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Figure 2.42: Electrostatic potential along an horizontal line situated 1nm under the surface of the channel
in the case of a high (black line) and low (blue line) HDD implantation energy. Inset: the corresponding
electrostatic characteristics.
2.5.2.2 Spacer shape
Because of the process complexity the ﬁnal memory spacer geometry remains uncertain. Never-
theless a ﬁnal geometry intermediate between the three schematic geometries, triangular, square
and natural, is expected. In consequence, the inﬂuence of the memory gate geometry on arsenic
proﬁles obtained after LDD and HDD implantation has been studied.
Three diﬀerent devices have been simulated with Sprocess; they only diﬀer by the geometry
of the memory gate. The following parameters are used for the implantations :
 LDD implant: Arsenic dose = 5·1014; energy = 5 keV
 HHD implant: Arsenic dose = 2·1015; energy = 10 keV
The proﬁle of arsenic active concentration 1nm under the surface of the channel plotted in
ﬁg. 2.44 conﬁrms that the arsenic proﬁle after implantation and diﬀusion depends on the gate
geometry. The triangular geometry corresponds to the case where the arsenic doping penetrates
more in the channel. This case is the less favourable as the hardly controlled arsenic concentration
in the channel may eﬀects electrical behaviour of the memory. The desired conﬁguration results
to be the square geometry that is technologically diﬃcult to achieve without any additional
lithography step.
2.5.3 Electrical results
In this section we will analyze the ﬁrst results on the spacer technology processed at CEA/LETI.
We ﬁrst showed the functionality of the SiN spacer memory. Then we compared the programming
characteristic with what found for the analogue SiN memory built with the multi-litho solution.
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Figure 2.43: Spacer architecture with triangular-natural and square shape
Figure 2.44: Arsenic active concentration potential along a horizontal line situated 1nm under the surface
of the channel
Diﬀerently from the self aligned architecture where the memory gate length (LMG) is deﬁned
by a lithography step, in spacer architecture, the LMG depends on the thickness of the deposited
memory gate poly-silicon. Consequently the available memory gate dimensions are limited to
one for each stack. The tested memory is processed with select gate lengths (LSG) from 5um
down to 40nm (limit of e-beam lithography) and memory gate length (LMG) of 100nm.
The transfer characteristic of the device are shown in ﬁg. 2.45 where one can see that the
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current can be eﬃciently controlled biasing the select gate. During programming operation the
select gate bias has been set to 1V. We considered that, similarly to what described in section
2.1, biasing the select gate just above its threshold voltage is the best compromise between a low
consumption and a high programming window.
Figure 2.45: ID(VSG, VMG) and ID(VMG, VSG) of a SIN split-gate spacer memory with LMG=100nm and
LSG=500nm.
Programming The split-gate spacer memories are programmed using Source Side Injection,
biasing both the memory gate and the source electrode at high voltages. Fig.2.46 shows the
program characteristics of Si3N4, for VMG=10V VSG=1V and various programming VS . The
memory gate length is 100nm and the LSG is 750nm. The memory shows a promising behaviour:
after some microseconds, a programming window of 4V is achieved applying on the source elec-
trode a bias of 4.5V.
Figure 2.46: Program characteristics in Source Side Injection mode of Si3N4 memory for various program-
ming VS . The ∆VTH has been averaged over 35 devices.
To analyse the inﬂuence of the select gate length on the programming performances we
performed programming measurements on more than 30 devices with two select gate lengths:
750nm and 5µm. The programming windows for a pulse of 500µs (VMG=10V, VS=3V) are
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reported in Fig. 2.47-Left. The results show that there is no substantial diﬀerence in the
programming window distribution between the two memories under test, conﬁrming that the
injection eﬃciency, at these relaxed dimensions, is not inﬂuenced by the select gate length in
agreement to what described for the multi-litho approach (see pag. 47).
Finally the spacer programming window induced by a 500us pulse with VS=3V and VMG=10V
has been compared with what obtained for the multi-litho architecture with the same program-
ming condition. Figure 2.47 shows the simulated multi-litho programming window as a function
of the memory gate length together with the average programming window measured for a spacer
memory with memory gate length 100 nm. We can see that in spacer memory the programming
window is always lower than that of the multi-litho solution. Indeed, the spacer technology
the S/D-channel junctions are less abrupt than in multi-litho memory leading a lowering of the
electric ﬁeld and thus of the programming eﬃciency [71].
Figure 2.47: Program characteristics in Source Side Injection mode of Si3N4 spcar memory with ∼100nm
memory electrical gate length, 750nm select gate length, for various programming VS .
Erasing SiN memory was erased by hot hole injection biasing the source electrode at 8V
and the memory gate with -8V, -10V and -12V. Fig.2.48 presents the corresponding erasing
characteristics. The erase eﬃciency at -8V is very low and after 1ms only a slight reduction of
the initial threshold voltage appears. Increasing the memory gate bias the erasing is improved
but, due to the HTO used as blocking layer, when the memory gate bias is higher then -12V, the
back tunneling eﬀect becomes stronger than the SiN de-trapping, preventing the erasing of the
cell. To overcome this issue a possibility is to maintain a low memory gate voltage and increasing
the Source bias (see ﬁg.2.49).
As a matter of fact, with a source bias of 9V (VMG=-8) the memory can be eﬃciently erased but
a high source voltage results in a higher programming consumption and a higher disturb eﬀect.
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Figure 2.48: Left:SiN spacer memory erase characteristics for VS=8V, VSG=0V and various VMG. Right:
Band diagram of the spacer memory gate stack (Si/SiO2/SiN/HTO/Poly-Si) illustrating the back tunnelling
eﬀect during erasing mechanism (VMG=-12V).
Figure 2.49: Erasing characteristics for VMG=-8V, VSG=0V, and various VS
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2.6 Conclusion
Charge trap memories with Si-ncs or Si3N4 charge trapping layers and multi-litho architecture
were processed for the ﬁrst time with electrical memory gate lengths down to 20nm.
In the ﬁrst section of this chapter we studied the impact of the charge trapping layer on
memory performances:
 Nitride memories show a higher ∆VTH during HCI programming than Si-nc. Hybrid Si-
nc/SiN memories, allow to improve Si-nc windows
 Si-nc memories can be erased by FN allowing 0 current consumption
 Si3N4 exhibits higher memory window and better retention up to 85, Si-nc presents better
retention at 150.
In the next section we analysed the eﬀect of scaling the memory dimensions. Experiments
on ultra-scaled memories coupled to static and dynamic TCAD simulations allowed to study the
physical mechanisms during Source Side Injection programming. In particular, we showed that
scaling the dimension of the select gate can induce:
 lower injection eﬃciency (higher current in smaller devices)
 lower disturb immunity (LSG<50nm bad control of the channel current)
while the scaling of the memory gate is favourable in terms of :
 programming window (up to 9V);
 programming energy (down to 0.1nJ);
 erasing eﬃciency (see 2.3.4.2),
but it can introduce
 ∆VTH variability (up to 6%) due to the gates misalignment.
The study on multi-litho architecture was concluded with the analysis of the trap charge
location after a SSI programming pulse and its time evolution during retention. We demonstrated
that in short devices the charge is injected close to the source electrode while in larger device the
charge is injected close to the select gate. Moreover we showed that in short devices the charge
that is initially injected in the Source side, during retention, diﬀuses toward the select gate.
In the last section we introduced spacer technology as a possible evolution to multi-litho split
gate memory. We presented the device, the process steps and we compared the ﬁrst electrical
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results with the that of the multi-litho approach. We concluded that spacer technology is a
promising candidate to replace the multi-litho approach if a particular attention is done in
controlling the fabrication process and the implantations.
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Chapter 3
Role of alumina on TANOS memory
In the previous chapter we presented nitride CT split-gate devices integrating alumina in the
memory gate stack. Split-gate memories employing Al2O3 as control dielectric showed a better
erasing and programming eﬃciency but a faster charge decay during retention probably related to
some trap assisted tunnelling. In this chapter, after introducing TANOS (TaN/Al2O3/Si3N4/SiO2/Si)
memory, we will use atomistic calculations to ﬁnd potential defects that could induce electronic
levels inside the band gap of alumina. We will link them with the electrical characterization of
TANOS memory and physical-chemical material analysis on alumina single layers.
72 3. Role of alumina on TANOS memory
3.1 TANOS memory
Maintaining a high coupling ratio while reducing parasitic coupling between adjacent cells poses
a great scaling challenge. The most promising alternative to ﬂoating gate NAND Flash memory,
is the integration of a discrete charge trapping layer instead of poly-silicon ﬂoating gate (see tab.
3.1).
Among all the possible stacks employing a CT layer, the TANOS (TaN/Al2O3/Si3N4/SiO2/Si)
structure, proposed for the ﬁrst time by Samsung in 2005 [35], seems to be the most suitable
solution for high density NAND memories for stand-alone applications. It is worth to notice that
CT memories, developed for the conventional linear technology, are integrable in split-gate charge
memories (see pag. 37) and in vertically stacked 3D Flash memory architectures [86, 87, 88]. In
particular in [89] we can ﬁnd a successful example of three dimensionally stacked NAND Flash
memory cell strings with 63nm dimension and a TANOS structure.
In TANOS memory the nitride charge trapping layer, allows a reduction of the tunnel oxide
and a higher reliability to oxide defects. Moreover the employment of an high-k as control
dielectric permits the integration of a thicker tunnel oxide to increase the retention (∼2.5nm in
a classical SONOS memory versus 3∼4nm in a TANOS). Finally, the TaN control gate, with
a work function of 4.8eV, reduces the back-tunnelling current and thus the erase saturation
phenomenon.
Year of production 2011 2012 2013 2014 2015 2016 2017
technology node F
Planar (2D) Flash NAND [nm] 22 20 18 17 15 14 13
Flash NOR (SONOS/NROM)[nm] 65 65 45 45 38 38 38
1  Flash NAND  charge trapping
Endurance [cycles] 104 5 · 103
Max number of bits per cell 3 4
Tunnel oxide thickness [nm] 6− 7 5− 6
Interpoly dielectric material ONO hk
Interpoly dielectric thickness [nm] 10-13 11 10 9
Control gate material n-Poly n-Poly/metal metal
2  Flash NOR  SONOS/NROM
Endurance [cycles] 105 105
Max number of bits per cell [nm] 2
Tunnel oxide thickness [nm] 4− 5
Charge trapping layer thickness [nm] 5− 7
Blocking (top) dielectric thickness [nm] 7− 9
Highest W/E voltage [V ] 7− 9
Table 3.1: 2011's Summary of Non-Volatile Memory Technology Requirements [90].
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Figure 3.1: TEM images: a) bit lane , b) word lane et c) 63nlm TANOS memory planar view [35].
Figure 3.1 shows the TEM images of a Samsung TANOS memory matrix for a technology
node of 63nm. We can see the TANOS stack, together with the 32 memory cells on the bit lane
in series with the select transistor that is typical of the NAND matrix.
TANOS memories have shown interesting electrical characteristic. The graph 3.2 presents a
∆VT of 6V with programming and erasing condition of respectively 17V/100µs and -19V/10ms
[91]. Moreover, for the 63nm technology, no interference between neighbour cells has been
observed.
Table 3.2 summarizes the diﬀerences between the continuous ﬂoating gate memories and the
discrete charge trapping memories. We can see that the TANOS device seems more favourable
for the next generation of scaled memories. This because TANOS memories are more resistant
to cell to cell coupling and SILC eﬀect. Moreover, the low dispersion of their VT , makes them
Figure 3.2: (a) Write and (b) erase characteristic of a TANOS memory. (c) Variation of cell VTH distri-
bution as adjacent cells are programmed [91].
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Structure
Floating gate NAND Charge trap NAND
Programming : FN electrons injection FN electrons injection
Erasing : FN electrons injection FN holes injection
Advantages
Low VT dispersion
Improved retention promising technology
for scaled devices.
Drawbacks lower retention
Abnormal VT dispersion
Less scalable
Table 3.2: Properties of ﬂoating gate and charge trapping memories [92].
more attractive to be used as multi-level memories.
Even if the TANOS memories oﬀer several improvements (tunnel oxide thicker, high-k control
dielectric, metal gate), they have a retention that degrade especially at high temperature (see
2.2.3).
Moreover the knowledge of classical Flash memory materials and technology facilitates the res-
olution of manufacturing problems related to miniaturization process. This implies that even if
the TANOS solution was previewed for the next sub 20 ∼ 30nm generation [21], at the time of
this writing the classical approach, based on poly-silicon ﬂoating gate, resists.
In order to improve erasing and retention, further studies on TANOS stack have to be done. In
fact the high biases applied during programming strongly degrade the endurance and retention
of these devices [35]. For example [93] shows the interest in optimising the alumina stack.
In this chapter, we will show the interest in increasing the alumina post deposition annealing
temperature to decrease the amount of interstitial hydrogen defects on it.
3.1.1 Alumina deposition
Aluminium oxide is an amphoteric oxide of aluminium with the chemical formula Al2O3. It is
also commonly referred to as alumina.
In the fabrication of the devices used in this thesis the Al2O3 layers were deposited by
atomic layer chemical vapor deposition (ALCVD) at 350 using trimethyaluminuiom and H2O
precursors.
Atomic layer chemical vapor deposition Atomic layer chemical vapor deposition (AL-
CVD), which is based on the controlled growth of thin ﬁlms, has attracted much attention as an
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advanced materials processing for nano-thickness thin ﬁlm deposition. Several unique advantages
of ALCVD compared with other conventional deposition techniques make it a powerful deposition
method in nano-fabrication. These advantages are accurate control of ﬁlm thickness, uniformity
over large areas, excellent conformality over complex-shaped substrates, low temperature mildly
oxidizing process, multilayer processing capability, and layer by layer control.
Since ALCVD is based on a saturated, self-limiting surface reaction of precursors, a surface
chemistry is important to understand the growth mechanism and optimize the ALCVD process.
The ﬁlm growth rate, ﬁlm structure, composition, and surface morphology are aﬀected by the
surface chemical reactions of precursor.
The main surface reactions involved in ALCVD are exchange reactions between functional
groups of precursors. For example, MO2 oxide thin ﬁlms can be deposited through the following
exchange reactions [94]:
M −OH(s) +MLn(g)→MOM − Ln−k(s) + kLH(g)
MOM − Ln−k(s) +H2O(g)→MOM −OHk(s) + (n− k)LH(g)
Where M and L are a metal and a ligand, respectively. Fig. 3.3 shows a schematic dia-
gram of direct exchange reactions occurring during ALCVD of oxide thin ﬁlms. A saturation
of chemisorption takes place when the available surface bonding sites (OH) are all occupied by
precursor (MLn) and the adsorbed species do not create new bonding sites for the dosed precur-
sors. OH functional groups are replaced by new functional groups L. New functional group L
does not act as bonding sites for ML. Physisorbed multilayers over the layer chemisorbed on the
substrate surface are removed during purge by inert gases. In the next saturated chemisorption,
the surface is exposed to a diﬀerent precursor (H2O) and new surface bonding sites (OH) are
formed by exchange reactions between L and H2O on the surface. A series of repetitions of these
exchange reactions gives a layer by layer growth of metal oxide thin ﬁlm.
Figure 3.3: Growth mechanism of metal oxide by ALCVD, showing exchange reactions between functional
groups of precursors.
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Alumina layer fabrication In this work TMA(trimethyaluminum=Al(Ch3)3) has been used
for as precursor in Al2O3 ALCVD. The growth mechanism of Al2O3 ALCVD using TMA and
water is the follow:
Al(CH3) ∗+H2O(g)→ AlOH ∗+CH4(g)
AlOH ∗+Al(CH3)3(g)→ Al(CH3) ∗+CH4(g)
TMA reacts readily with surface -OH groups by depositing -Al(CH3)2 and liberating CH [95].
Although there is no chlorine residue in ﬁlms grown by using TMA, there are still H contam-
inations in grown ﬁlm.
3.2 Material analysis
In order to study the behaviour of alumina in TANOS memory, we ﬁrst characterize the physical
characteristic of various 15nm alumina single layers. To do this we have exploited diﬀerent recipes
to deposit the alumina layer. In particular we performed diﬀerent Rapid Thermal Anneals (RTA)
from 700 to 1050 under N2 or O2. The results, here reported, are described by Colonna et Al.
in [96].
The samples, summarized in Table 3.3, have been studied by means of diﬀerent experimental
techniques
 Stress measurements were done by the curvature method using the Stoney formula [97].
 Thickness, and density measurements were done by x-ray reﬂectometry (XRR) along
with infrared spectroscopy in attenuated total reﬂection mode (ATR-FTIR).
 Species distributions and stoichiometry were analyzed with Secondary Ion Mass Spec-
troscopy (SIMS).
 Hydrogen content and the H bond were indentify with Multi Internal Reection (MIR)
Spectrometry .
 Band gap and refractive Index extractions were done by optical measurement.
The informations extracted from these techniques are fundamental to create the chemical and
physical models for the Al2O3 structure and to investigate the trapping properties of the diﬀerent
Al2O3 layers.
3.2. Material analysis 77
Anneal Ambiance N2 O2
Anneal Temperature  As dep 700 850 950 1050 700 1050
Stress (Mpa tensile) 300 300 1980 1700 1540 1880 1400
XRR Thickness A 150 142 122 122 125 150 124
XRR density (g/cm3) 3 3 3.5 3.5 3.5 3 3.5
Table 3.3: Thickness, density, and stress.
3.2.1 Experimental and physical characterization
Stress, thickness and density measurements are summarized in Table 3.3.
Two populations can be distinguished from these measurements: a low thermal budget pop-
ulation with as deposited and 700  annealed samples, and a high thermal budget population
(samples annealed at 850, 950, and 1050 ):
The low thermal budget population has stress values below a few hundred of MPa, a thick-
ness of 15 nm and a density of 3 g/cm3.
The high thermal budget population has higher stress values (between 1400 and 2000 MPa),
a lower thickness (12-12.5 nm) indicating a shrink and thus a higher density (3.5 g/cm3).
It is noticeable that the sample annealed at 700  under O2 ambiance shows a thickness and a
density coherent with the low thermal budget population, but a high value of stress.
Figure 3.4: FTIR-ATR Spectra of alumina with diﬀerent annealing conditions
These high and low thermal budget populations (see Tab. 3.3) could be distinguished
analysing the Infrared spectroscopy results that are presented in Fig. 3.4.
Fig. 3.4 shows two peaks: the main peak is located at 900-950 cm−1 and corresponds to the
LO mode (longitudinal optic) of the Al-O bond. The second peak located around 1250 cm−1
corresponds to the interfacial Si-O bond (LO mode). If we consider the second peak, located
at around 1250 cm−1, we can notice that after the oxygen anneal at 1050  the absorbance
increases, what indicates an interfacial oxide regrowth.
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Analysing the peak position and the full width half maximum (FWHM) of the main Al-O
peak,we can distinguish the high and low thermal budget populations of table 3.3.
Because the FWHM corresponds to the order of the Al-O bonds in the alumina layer, we can
state that the high thermal budget population with a narrower peak is more ordered than the
low thermal budget population suggesting an amorphous and a crystalline population. One can
be more precise: according to [98] the crystalline γ-phase can be identiﬁed from the shoulder at
780 cm−1.
High resolution transmission scanning microscopy (HRTEM) pictures conﬁrm the FTIR-ATR
results. Figure 3.5 shows HRTEM pictures of the memory stack of SiO2/ Si3N4/Al2O3 annealed
at 700 and 1050 . We can notice the crystalline structure of the 1050  annealed alumina and
its subsequent thickness shrink noticed in Table 3.3 an in Fig. 3.5. This result conﬁrms that
the low thermal budget annealed samples correspond to amorphous state and the high thermal
budget samples correspond to crystalline state.
Figure 3.5: HRTEM of SiO2 / Si3N4 /Al2O3 annealed at 700 and 1050 .
Electron energy-loss spectroscopy (EELS) was also performed on these two samples as shown
in ﬁg.3.6. The peak at 85 eV on the 1050  annealed sample is typical of the γ-phase according
to [99], which conﬁrms the FTIR-ATR results.
Figure 3.6: EELS of Al2O3 annealed at 700 and 1050 .
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Finally vacuum ultraviolet spectroscopic ellipsometry was used to determine the optical prop-
erties of alumina samples. Refractive index n and extinction coeﬃcient k are plotted for both
700 and 1050  annealed samples as shown in Fig. 3.7. Refractive index is similar for both
crystalline and amorphous sample: n(1.5 eV)=1.73 for crystalline alumina and 1.68 for amor-
phous alumina. The extinction coeﬃcient k is rather diﬀerent for the two samples. The energy
band gap was extracted from the extinction coeﬃcient measurement as explained in [100]. The
amorphous sample show an energy band gap of 6.5 eV while the crystalline sample has a band
gap value of 7 eV.
Figure 3.7: Optical constant n and k of Al2O3 annealed at 700 and 1050 .
3.2.2 summary
In this section we have reported the characterization of Alumina layers of 15 nm deposited using
Atomic Layer Deposition from water and TMA followed by Rapid Thermal Anneal. After a
low temperature anneal (up to 700 ) alumina remains amorphous with low stress and density
values. At higher temperatures (above 850) alumina is crystalline (γ-phase) with higher stress,
density and optical band gap.
We thus choose the gamma phase for the atomistic simulations used to explore the role
of defects on alumina. Indeed in a TANOS memory the alumina experiences a high thermal
annealing step, typical of the source drain activation in the memory integration process.
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3.3 Atomistic simulation
The study of the physical phenomena at atomic scale is crucial to understand the electrical
behaviour of microscopic devices. In order to model the electronic structure of the matter
diﬀerent approaches exist. In this part we will detail the theory and the computational procedure
of the Density Functional approach that has been used to compute defects electronic eﬀects on
a bulk γ alumina.
3.3.1 Density functional theory
Among various ab-initio methods the Density Functional Theory (DFT) has become the standard
tool to study the electronic properties of many electrons system. Instead of being based on
the resolution of a complicated many-body Hamiltonian, in DFT the problem of the iteration
between many particles is substituted with considering a system of ﬁctitious non interacting
particles having the same density as the interacting many electron system.
The central object of DFT is thus the electron density ρ(r) that represents the the probability
of ﬁnding an electron in a speciﬁc location (r). The DFT is an exact theory for calculating ground
state properties of the system because it completely determines all the ground state properties
of the interacting many-electron system.
In this paragraph we will introduce the formal basis of DFT theory.
Hohenberg-Kohn theorems In 1964 Hohenberg and Kohn [101] demonstrated in the First
Hohenberg-Kohn theorem that the ground state of a system of N interacting electrons under an
external potential v (i.e. the Coulomb potential of the nuclei on the electrons (vne) ) is completely
described by its charge density ρ(r), which only depends on the three spatial coordinates, r.
E = E[ρ] (3.1)
This means that with the knowledge of ρ(r), one also knows the particle number N and the
external potential v(r), and hence all the ground state properties of the system such as the total
energy E [ρ], the potential energy V [ρ] ,the kinetic energy T [ρ], etc.
The ﬁrst theorem would be useless without the second HK theorem demonstrating that the
ground state electronic density is the one that minimises the total energy functional E [ρ]. In
this way, DFT reduces the N-body problem to the determination of a 3-dimensional function
ρ(r) which minimizes a functional E [ρ(r)].
The Kohn-Sham equations [102] The practical way to apply the HK theory was theorized
by Kohn and Sham (KS) in 1965.
The central idea in density functional energy is to replace the real system with an equivalent
system of non-interacting electrons moving in an eﬀective potential having the same ground state
density of the real system:
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E[ρ] = F [ρ˜] +
∫
vext(r) ˜ρ(r) (3.2)
where vext is the external potential, ρ˜ is the density of the noninteracting electron system,
and F [ρ] is the density functional:
F [ρ] = Ts [ρ] + EH [ρ] + Exc [ρ] . (3.3)
The ﬁrst term Ts [ρ] is the noninteracting part of the kinetic energy of the electron system:
Ts [ρ] =
1
2
N∑
i=1
|∇ψi(r)|2 (3.4)
the second term (EH) in equation (3.3) describes the classical electrostatic (Hartree) interaction
between the ﬁctitious particles,
EH [ρ] =
1
2
∫ ∫
ρ(r)ρ(r′)
|r− r′| drdr
′ (3.5)
the third term Exc [ρ] is the so-called exchange-correlation energy, covering all electron-electron
interaction eﬀects beyond the Hartree term:
 the exchange energy due to the Pauli exclusion principle,
 the correlation energy
 the diﬀerence in kinetic energy between the interacting and non-interacting systems.
The second and third terms can be grouped with the external potential to deﬁne the so-called
eﬀective Kohn-Sham potential:
veff (r, ρ(r)) = vext(r) +
∫
ρ(r′)
|r− r′|dr
′ + vxc. (3.6)
where the vxc is the exchange-correlation potential:
vxc(r) =
δExc[ρ(r)]
δρ(r)
. (3.7)
Equation (3.2) is thus equivalent to
E[ρ] = Ts [ρ] +
∫
veff (r)ρ(r) , (3.8)
and the so-called Kohn-Sham equations ﬁnally have the form[
−1
2
∇2 + veff (r)
]
ϕi = ǫiϕi . (3.9)
In practice the system is calculated with an iterative method (see ﬁg. 3.8): the density is
calculated with 3.10, then the obtained density is inserted in the exchange-correlation potential
3.7, then the new eigenstates and new density are calculated, until convergence is reached.
ρ(r) =
N∑
i=1
|ϕi(r)|2 (3.10)
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Figure 3.8: DFT iterative resolution.
Approximations to the exchange-correlation potential In equation (3.7) we deﬁned the
exchange-correlation potential as
vxc(r) =
δExc [ρ]
δρ
. (3.11)
Unfortunately, the exact Exc is unknown and has to be approximated. In this part we will
present the two major approximations: the Local Density Approximation (LDA) and the General
Gradient Approximation (GGA).
The Local density approximation The Local Density Approximation (LDA) [103] replaces
the true exchange-correlation density at each point r in space by the xc-energy density of a
homogeneous electron gas of the same (global) density.
Let ǫxc be the exchange-correlation energy per electron of a homogeneous electron gas of
density ρ, then the exchange-correlation energy functional is approximated by:
Exc[ρ] ≈ ELDAxc [ρ] ≡
∫
ρ(r)ǫxc(ρ(r)) dr . (3.12)
Taking the functional derivative of Exc with respect to ρ, one obtains the following expression
for vxc:
vLDAxc =
δExc
δρ
= ǫxc(ρ) + ρ
∂ǫxc
∂ρ
(3.13)
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and, since the system is not homogeneous, ρ = ρ(r). In order to calculate ǫxc it can be divided
into exchange and correlation parts ǫxc = ǫx + ǫc. The exchange part is known analytically and
given by:
ǫx =
3
4
(
3ρ(r)
π
)1/3
(3.14)
and the LDA exchange potential is:
vx(r) = −( 3
π
ρ(r))1/3 , (3.15)
while only limiting expressions for the correlation density are known exactly, leading to numerous
diﬀerent approximations for ǫc.
For a homogenuous electron gas, the LDA exchange-correlation functional is exact. Despite
the fact that for most applications, especially for isolated systems, the electron density is by far
diﬀerent to the one of a homogenuous electron gas, the approximation can yield good results.
Generalized gradient approximations One can think about Generalized Gradient correc-
tions (GGA's) as next order corrections to the LDA, since a functional dependence on the gradient
of the density is added to ǫxc, i.e.,
EGGAxc [ρ] =
∫
d3r ρ(r)ǫxc (ρ(r),∇ρ(r)) dr . (3.16)
Compared to the LDA approximation, the error for ionization energies is diminuished by a factor
3-5 for the generalized gradient approximation [102]. Still, accuracy achieved with wavefunction-
methods remains higher.
Pseudopotentials In order to solve the the Kohn-Sham equations, besides the exchange-
correlation functional, also an inﬂuence of the latter is needed.
As we can see in ﬁgure 3.9, the contribution of the valence states to the total electron density
is negligible within the core region and dominant beyond it. This allows to separate the set
of states in core sets
∣∣ψ(c)〉 and valence set ∣∣ψ(v)〉. For describing a solid, the core states do
not need to be described by Kohn-Sham equations. Together with the atom cores they can
be approximattely described by a softer ion potential experienced by the valence electrons, the
so-called pseudopotential.
Choice of initial wavefunctions To obtain the energy of the system with DFT calculations,
the initial wave-functions (φ) have to been set at the beginning of simulation. DFT calculations
use either plane waves, as in the ABINIT code, or spatially localized functions, as in the SIESTA
code. The main advantage of the plane waves is that an absolute convergence criterion exists
unfortunately this comes at the expense of a high computational time.
In the SIESTA code [105], the basis set is written as linear combination of atomic orbitals
(LCAO). This technique was introduced to calculate molecular orbitals in quantum chemistry
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Figure 3.9: Electron density n(r) as a function of the radius in Angström. The dashed line with the shaded
area underneath represents the density of the core electrons, the solid line (with wiggles) represents the
density of the valence electrons, the other solid line the total electron density.[104]
and it is used in the DFT calculations in order to reduce the number of basis functions and
consequently the computation time. The disadvantage of this method there is no theoretical
guarantee of an absolute convergence and the accuracy of the basis adopted for the LCAO
calculations should be controlled with what obtained for a planar basis set.
3.3. Atomistic simulation 85
3.3.2 Structure of Al2O3
In page 78 we proved that among the many polymorphs of alumina, after a high thermal annealing
step, typical of the source drain activation, alumina layer results in γ-Al2O3 crystalline form in
agreement with [106].
The structure of γ-alumina is usually described as a defective spinel, denoted as 222/3Al21
1/3O32, (2 = vacancy). This formula is deduced from the fact that a spinel cubic cell (typiﬁed by
MgAl2O4) has 32 O atoms on a face-centered cubic (fcc) lattice and 24 cation sites in tetrahedral
(Mg) and octahedral (Al) positions (ﬁg.3.10).
Figure 3.10: typical spinel structure
In order to satisfy the Al2O3 stoichiometry, one must introduce to this structure an average
of 223 cation vacancies per cell . The question of the vacancy distribution between the tetrahedral
and octahedral sites has led to several conﬂicting reports. For example, calculations based on
classical molecular dynamics (MD) and Monte Carlo simulations in conjunction with ab initio
calculations show that more than 50% of the vacancies are on tetrahedral sites. However, the
calculations of Mo et all [107] based on empirical pair potentials in conjunction with the ab initio
LCAO method, as well as the classical MD simulations by Streitz and Mintmire [108], suggest
that these vacancies occupy octahedral sites. This last theory is conﬁrmed by Gutierrez et all
[109]: using ab-initio simulations, they showed that when considering all possible conﬁgurations,
the one which has both vacancies on octahedral sites has the lowest total energy.
In this thesis we use the structure (Fig. 3.11) found by Mendez et all [110] that use [109]
conclusions as starting point.
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Figure 3.11: (a) The unit cell of the optimized structure for γ-Al2O3. (b) Compact unit cell obtained by
a change of basis a′ = −b, b′ = b− a, c′ = a + b− c, followed by a relaxation of both the cell and the ionic
positions. Big circles represent O atoms, small circles represent Al atoms, and the white circles show the
positions of the two Al vacancies in 16d positions.
Figure 3.12: Left: Simulated γ-Al2O3 structure with a 160 atoms supercell periodically repeated: relaxed
defective spinel, 96 Al + 64 O. Al in green, O in red, points of interests in blue. Right: structural position
of Hint#1 and Hint#2.
3.3.3 Computational method
In order to determine the most relevant defects that can play a role in the memory device we have
focused our attention on the position of their electronic levels with respect to the band gap of
bulk γ-Al2O3 and also on their Gibbs formation energy that governs primarily the concentration
of defects inside the deposited ﬁlm.
Two kinds of defects were considered (see ﬁg. 3.12): intrinsic oxide point defects and hydro-
genated defects. The latter are motivated by the fact that hydrogen is an ubiquitous impurity
in all fabrication processes. Moreover as we will see in the next section, both the leakage current
and the H amount in the Al2O3 layer are reduced when a higher thermal budget is used, what
is an experimental indication that the H concentration and the electrical features of Al2O3 are
correlated.
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DFT parameters All the results reported in this work were taken allowing the system to
relax with a lowering of the residual forces below 0.04 eV/Angstro¨m. For the more stable neutral
defects we also performed GW calculations at ﬁrst order G0W0, correcting the underestimated
γ-Al2O3 bandgap in DFT/LDA from 4.1 eV to 6.5 eV, consistent with our experimental measure-
ments (see ﬁg. 3.7). We used ABINIT [111] for the G0W0 calculations, starting from a LSDA
calculation with a reduced model made of 40 atoms of γ-Al2O3, by employing a suﬃcient number
of bands and accurate cut-oﬀs for the evaluation of the dielectric matrix and the self-energy with
a Plasmon-pole approximation (800 bands, cut-oﬀs between 8 and 12 Hartree)
Formation energy The concentration of defects in the deposited ﬁlm is governed primarily
by their formation energies that depend on the chemical potential of atomic constituents and
the electron chemical potential.
The formation energies of Al2O3 defects were calculated from the total energy of the supercell
as a function of the oxygen chemical potential (µO). We based our calculations on the formalism
by [112] used to ﬁnd the chemical Potential dependence of defect formation energies in the case
of GaAs. In alumina, the formation energies of defects depend on the chemical potential of the
atomic species Al (µAl) , O (µO) and, in the case of hydrogenated defects, H (µH). If the defects
are charged, they also vary with the electronic chemical potential (µe) of the electron (that is
the Fermi level). If we consider a charged defect, its formation energy GF is given by:
GF = ED − neµe − nAlµAl − nOµO − nHµH (3.17)
where ED is the total energy of the supercell with the defect, nAl and nO are the number
of Al and O atoms and ne is the number of electrons that are added (with negative sign) or
removed (with positive sign) from the system. The chemical potential of the species present
in the equation above is unknown and depends on the fabrication conditions (e.g. temperature,
pression, precursors..). Despite this fact it is possible to determine the chemical potential range in
values which may or may not be physically allowed. To do this we have applied some restrictions
on the specie chemical potentials:
Al The chemical potential of Al may not exceed the chemical potential of bulk Al µAl <
µAl(bulk). In the contrary, the excess Al may form a bulk Al precipitate.
H The chemical potential of H in the bulk is in equilibrium with the reservoir of H2 molecule,
and thus, µH must be = 12µH2(T, P ). In this case the dependence of gaseous molecules
H2 to pressure and temperature is stronger than bulk-aluminium so further correction are
needed.
O The restriction on the oxygen chemical potential (µO) is calculated from the Al2O3 stoi-
chiometry: the sum of the chemical potential of the single species forming the ideal Al2O3
must be equal to the total energy of the perfect supercell (E0), therefore, E0 = 2µAl+3µO.
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Hence the formation energy has been calculated solving for each defect the system:

GF = ED − neµe − nAlµAl − nOµO − nHµH
µH =
1
2µH2(T, P )
µAl < µAl(bulk)
E0 = 2µAl + 3µO
(3.18)
The total energy of the perfect supercell E0, as well as that of the supercell with the defect
ED, is an output of the Al2O3 atomistic simulations. The chemical potential µAl(bulk) is found
dividing the total energy of the unit cell used to simulate the bulk Aluminum (see ﬁg. 3.13)
with the number of its atoms. The chemical potential of the gas hydrogen µH2 (dihydrogen or
molecular hydrogen) as was computed drawing up two hydrogen atoms and starting an ab-initio
simulation allowing the system to relax.
Figure 3.13: Simulated Aluminium crystal structure.
In the follow, the Gibb's free energy will be reported for a range of allowed values of µO. For
each µO the µAl can be computed from 3.18.
For the sake of simplicity in the next section we will only report the formation energy of the
defects for their neutral charge state: considering the formation energy of charged defects would
multiply the number of possible cases without clarifying the physical behaviour of alumina, as
the electron chemical potential during trap assisted conduction mechanisms is hardly known.
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3.3.4 Results
The results of many calculations are presented in the next sections: the aluminum, oxygen
and hydrogen inerstitials (Alint Oint Hint) in diﬀerent sites of the defective spinnel structure;
the oxygen and the aluminum vacancies (VO and VAl) possibly passivated with H (VO+H and
VAl+H); the substitutional defects Al replaced with O and vice versa OAl and AlO.
Figure 3.14: Defect's Gibbs free energy of formation versus the O chemical potential (µO). Lowest GF
corresponds to most probable defects.
Figure 3.15: Al2O3 calculated Density Of States (DOS) for defects with high formation energy (so with a
low occurrence probability: see Fig. 3.14). Neutral states (D0) are represented.
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3.3.4.1 Intrinsic defect
In this ﬁrst section, we present the calculations corresponding to intrinsic defects present in an
Al2O3 layer in the γ-phase. For VAl ,VO, Alint, Oint, OAl, AlO, we computed the formation
energy (Fig. 3.14) and the Density Of States (DOS) of the neutral charged state (Fig. 3.15 +
Fig. 3.16 for VO).
Figure 3.16: Al2O3 calculated DOS for various charge states of oxygen vacancy. In the negatively charged
states (D0 and D−−) a peak slightly below the conduction band appears.
For a quasi-stoichiometric γ-alumina, the VO is the most stable among the diﬀerent considered
point defects. For an oxygen-rich alumina OAl and Oint could also be considered as they provide
energy levels close to the conduction band. Moreover Oint for a stoichiometric alumina is less
stable than VO but remains one of the most stable γ-Al2O3 active defect with a Gibbs free energy
comparable to that of Hint (see next section and ﬁg.3.17) at high pressure and temperature
conditions. The oxygen vacancy can usually exist in all ﬁve charged states from -2 to +2. The
computed DOS of VO in these charged states is reported in Fig. 3.16. In the D0 state, VO
introduces a vacant level slightly above the conduction band, unlikely to participate to electrical
conduction. However, even by opening correctly the band gap, GW calculations conﬁrmed the
behaviour reported in [106]: the energy level decreases below the CB only when the trap is
progressively charged by electrons. It can thus be imagined that if VO plays a role in trap
assisted conduction, it would be with D− and D−− states.
3.3.4.2 H-related defects
This section describes the study of H-related defects in γ-Al2O3, which is motivated by the
presence of H-atoms in the layer as put in evidence by SIMS measurements (see ﬁg. 3.22).
Among all the possible H-related defects, the interstitial H in position # 1 and # 2 are the most
stable one at standard pressure and temperature conditions (Fig. 3.17, lower panel).
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Figure 3.17: Defect's Gibbs free energy of formation versus the O chemical potential (µO). Lowest Gf
corresponds to most probable defects. High T  PDA reduces the H defect stability, as GF increases.
In order to study the impact of the Al2O3 post deposition anneal, we have also calculated
the Gibbs free energy for a chemical potential of hydrogen corresponding to a temperature of
1000K and a lower partial pressure of 1 mTorr. In this case the relative stability of these defects
is decreased of more than 1eV (Fig. 3.17 right panel), what is directly related to the lower H
amount measured on our SIMS experiments (Fig. 3.22). Moreover Fig. 3.17 indicates that
the introduction of an H atom in an oxygen or aluminium vacancy is less stable than in the
interstitial positions.
The Density Of States of the less probable defects (VO+H VAl+H) in their neutral charged
state are reported in Fig. 3.18. It's interesting to notice that H in substitution of an oxygen or
aluminium atom does not change the electrical nature of the defect: VAl+H does not give any
energy level in the band gap while VO+H introduces a ﬁlled level at about 0.6eV from conduction
band.
Figure 3.18: DOS for H-related defects with high formation energy (see Fig. 3.17). Neutral states (D0)
are represented.
For Hint in position #1 we computed the DOS of its three charge states. As shown in Fig.
3.19 the Hint#1 in the neutral charge state (D0) provides two energy levels inside the band gap:
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Figure 3.19: γ-Al2O3 DOS for neutral (D0), negatively (D−) and positively (D+) charged interstitial H
defect in position # 1. Only D+ does not give energy state in the band gap, due to H migration in the
network and O-H bond formation.
one is empty and the other one occupied by one electron, conﬁrmed by our G0W0 calculations
(table 3.4). From this conﬁguration when an electron is introduced in the system (D−) the trap
depth is strongly increased and H remains in interstitial position. When the system loses an
electron (D+), Hint#1 is attracted by the negative charge of a nearest-neighbour oxygen and
binds to it forming a hydroxyl bond that does not give any level in the bandgap. The behaviour
of interstitial Hint#2 is diﬀerent. In this case H is always bond to its nearest oxygen neighbour
with almost the same global conﬁgurations for its three charge states. H acts in this case as
a shallow donor as the D0 level lies above the conduction band [113]. As general conclusions
concerning the role of hydrogen, we can say that (i) H does not passivate O vacancies, (ii) is able
to generate stable energy levels inside the γ-Al2O3 band gap.
DEFECTS VAl VO Oint Alint AlO OAl VAl+H VO+H Hint#1 Hint#2
Stability Low High Med. Low Low Low Low Med. High High
Active No Yes Yes Yes Yes Yes No Yes Yes Yes
En. from CB (eV)
DFT/LSDA None ∼0 1.1 None None 0.5 None None 0.8 None
G0W0 ∼0 2.1 None
Table 3.4: Synthesis of defects inside γ-Al2O3. Defect stability is given by the Gibbs free energy of
formation. Activity concerns the potential presence of an energy level in the band gap. Energy level precises
the trap depth of the 1st free level based on DFT/LSDA calculations for D0 state. G0W0 corrections are
given for some of them.
3.3.4.3 Summary
Atomistic simulations were performed to study electronic structures and formation energies of
point defects in γ-alumina. As resumed in Tab. 3.4 it is found that among all the possible
defects, the H interstitial, the oxygen vacancy and in a less extent the O in interstitial position
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are energetically favourable. These defects give free energy levels inside the band gap.
Trap assisted conduction involving VO could only be envisaged between D− and D−− states,
as the neutral charged state gives energy levels too close to the Conduction Band. On the
other hand Hint could be a good candidate to explain both the trap assisted conduction and the
correlation between leakage current and PDA temperature. Eventually, Oint could also explain
some trap assisted conduction when the H concentration becomes negligible
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3.4 Electrical characterization
Based on the atomistic simulation considerations (see 3.3.4), it appears that the Hint defects
could be the main responsible of the trap assisted leakage current through the Al2O3 layers, as
they oﬀer an extended distribution of energy state and a good stability with respect to other
defects. To validate this theory the electrical characterization on alumina based devices were
confronted with some analytic simulations as described below.
3.4.1 Electrical characterization of alumina single layer
To point out the relation between trapping and PDA temperature we have done stress-CV
measurements on alumina single layers. The CV measurements were performed on transistors
with ALCVD Al2O3 dielectric, with diﬀerent PDAs, and AVD TaN control gate (deposited in a
Tricent reactor). In the fabrication process of a memory device a rapid thermal anneal of 1050
is performed in order to activate the Source/Drain implants. We have thus performed a rapid
anneal of 1 min at 1050  also on the alumina single layers samples. The results reported in
ﬁg. 3.20 are in agreement with the atomistic study: trapping in Al2O3 is reduced as the PDA
temperature is increased.
Figure 3.20: Flat band voltage shift as a function of the applied stress voltage (VG), measured on 16nm
Al2O3 single layers with various PDA temperatures. Trapping is reduced as PDA is increased.
Another experimental validation of the atomistic simulation results comes from the analysis
of the leakage currents of the Al2O3 single layers. Currents are strongly activated in temperature;
moreover a higher temperature PDA gives rise to lower leakage currents (Fig.3.21).
The experimental results were compared with the analytic simulations performed using a
model which considers a multi-phonon trap-assisted tunneling conduction mechanism, including
random defect generation [114]. For both PDAs, a similar trap energy distribution (between
1.5eV and 2eV) was extracted from the ﬁtting of the experimental curves (Fig.3.21). Note that
the values are in good agreement with the Hint defect in the D0 state simulated by atomistic
calculations. On the other side, the extracted trap density decreases of about a factor 5 as the
PDA temperature is increased from 700 to 900 .
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Figure 3.21: Left: schematic representation of Alumina single layers. Right: Experimental (symbols) and
simulated (lines) IG(VG) characteristics at various temperatures of 16nm Al2O3 layers processed with various
PDA (TaN control gates are used). Simulations are based on the model presented in [114], traps parameters
are indicated.
This reduction can be explained by the decreasing of the H content at higher thermal budgets,
in agreement with the SIMS measurements reported in ﬁg. 3.22 and the simulation results (ﬁg.
3.17).
Figure 3.22: H proﬁle measured by SIMS in Al2O3/Si3N4/SiO2/Si stacks. The H content (and thus the
H-related defects) is reduced as the thermal budget of the Post Deposition Anneal is increased.
3.4.2 Electrical characterization and physical modelling of TANOS memories
To evaluate the role of Al2O3 H-related defects on the retention characteristics of charge-trap
memories, the trap parameters coming from atomistic simulations and validated through the
ﬁtting of Al2O3 leakage currents were introduced in a complete device physical simulator of
TANOS memory [114, 115] (Fig.3.23). In parallel, a detailed experimental study of retention
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Figure 3.23: Schematic band diagrams of the TANOS gate stack during programming (left) and retention
(right), describing the physical mechanisms taken into account in the physical modelling reported in [115].
Traps parameters (from Fig.3.21) used for device simulations are reported.
Figure 3.24: Left: TEM cross section of the fabricated TANOS memory devices. Right: Retention measure-
ments performed on TANOS memories (with 700 PDA for Al2O3) at various applied VG and temperatures.
Dashed lines indicate the 7% charge loss criterium used to extract the retention life time reported in Fig.
3.25 .
behaviour was performed on TANOS memory devices, with a 3.5nm tunnel oxide, 6nm LPCVD
Si3N4 charge trapping layer, 16nm ALCVD Al2O3 layer with two diﬀerent PDAs - and AVD
TaN control gate (see TEM in Fig.3.24).
To enhance the leakage current through the alumina stack during retention we have applied
a positive voltage on the gate electrode. Charge-loss measurements with diﬀerent applied VG
and diﬀerent temperatures are illustrated in Fig.3.24. For negative VG, retention is governed
by the leakage through the tunnel oxide (being the electric ﬁeld in the tunnel oxide increased
while reduced in Al2O3). Similarly, for positive VG, retention is governed by the leakage through
Al2O3.
Fig.3.25 shows the memory lifetime (retention time corresponding to 7% of charge loss)
as a function of the applied VG. A bell shaped curve appears, with a maximum of life time
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Figure 3.25: Life time (corresponding to 7% of charge loss) extracted from retention measurements reported
in ﬁg.3.24. Dashed lines, illustrating tunnel and Al2O3 leakage, serve as guides to the eyes.
Figure 3.26: Retention measurements performed on TANOS memories with an applied VG of 0V or 4V
during measurements. PDAs of 700 and 900 are compared.
corresponding to the equality of the leakage currents through Al2O3 and SiO2 (J1=J2). As the
measurement temperature is increased, the bell curve is ﬂattened, the retention being more and
more limited by the electron thermal emission in the conduction band of nitride.
On ﬁgs.3.26-3.27 we analyse the impact of the alumina PDA on the retention characteristics.
The PDA does not impact retention when the charge loss through the tunnel oxide is dominant
(VG=0V). On the other hand, when the charge loss through Al2O3 is dominant (VG=4V), the
900 alumina PDA oﬀers an improved retention behaviour, due to the lowering of the Al2O3
leakage current. Based on this experimental understanding, the device physical modelling was
used to simulate experimental data.
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Figure 3.27: Life times (corresponding to 7% of charge loss) extracted from retention measurements per-
formed at 25 and 125 and various applied VG on TANOS memories with diﬀerent Al2O3 PDAs. Dashed
lines, illustrating tunnel and Al2O3 leakage, serve as guides to the eyes.
Figure 3.28: Comparison between measured (symbols) and simulated (lines) program transients for TANOS
memories, processed with 700 (trap# 1 parameters are considered) or 900 (trap#2 are considered) Al2O3
PDAs.
Figure 3.29: Comparison between measured (symbols) and simulated (lines) retention curves of TANOS
memories, with 700 (trap#1 parameters are considered) or 900 (trap#2 parameters are considered)
Al2O3 PDAs.
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We started by accurately reproducing the program characteristics of TANOS memories with
the two diﬀerent PDAs, allowing to extract the electron distribution in the nitride layer imme-
diately after charge injection (before retention), (Fig.3.28). Then, the retention characteristics
were simulated for various applied VG, assuming trap assisted currents through Al2O3 with
700 and 900 PDAs. The trap parameters, extracted in ﬁg.3.21, are almost the same for
the two PDAs temperature, but the trap concentration is lower in 900 in agreement with the
ab-initio simulations of hydrogen defects. The simulated retention characteristics show a very
good agreement with the experimental data (ﬁg.3.29).
Figure 3.30: Simulated retention curves for TANOS memories with with 700 (trap#1 parameters are
considered), 900 (trap#2 parameters are considered) or without traps in Al2O3.
Finally, ﬁg.3.30 presents the simulated retention curves for TANOS memories, assuming no
traps in Al2O3, or a trap assisted conduction using trap#1 parameters (corresponding to 700
Al2O3 PDA) or trap#2 parameters (900  Al2O3 PDA). Curves are simulated for two applied
VG. These simulations made with and without traps in Al2O3, clearly put in evidence the role
of Al2O3 defects on the memory charge loss. The improved retention with the 900 Al2O3 PDA
is due to the signiﬁcant H-related defect density decrease and thus decreased alumina leakage.
3.4.3 Summary
In this section, we used results from quantum calculations as parameters for higher-scale device
physical modelling. A very good agreement has been achieved between simulations and data
of charge-trap memories with Al2O3 with diﬀerent PDAs. This analysis clearly elucidates the
critical role played by the alumina H-related defects (in particular interstitial H, Hint) on the
charge trap memory retention.
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3.5 Conclusion
With the decreasing of the memory dimensions, the integration of SiO2 interpoly dielectric
becomes more and more diﬃcult (see 1.3.1). The envisaged solution, adopted in charge trapping
memories, is to use alumina instead of silicon oxide. One of the main issue about the integration of
alumina is that, especially at high temperatures, the memory degrades in retention. In particular
it has been shown that the leakage current through Al2O3, that aﬀects the memory retention
characteristic, is related to some trap assisted tunnelling.
In this chapter we used atomistic calculations to ﬁnd potential defects that could induce
electronic levels inside the band gap of alumina and we will linked them with the electrical
characterization of TANOS memory and physical-chemical material analysis on alumina single
layers.
First we presented the material analysis performed on alumina single layers, annealed with
diﬀerent temperatures. The results show that after a high temperature spike, typical of the
source drain activation, alumina crystallized in the (γ-phase).
In the second part atomistic simulations were performed to study electronic structures and
formation energies of point defects in γ-alumina. We found that among all the possible defects,
the Hydrogen interstitial could be a good candidate to explain both the trap assisted conduction
and the correlation between leakage current and PDA temperature.
In the third part we used the results of the two previous sections to simulate the electrical
behaviour of TANOS memories proving the critical role played by interstitial Hydrogen defect
on the charge trap memory retention.
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Chapter 4
Conclusion and perspective
This work focused on the study of innovative stacks and architectures of Split-Gate charge trap
memories.
In the ﬁrst chapter the economic context, the evolution and the classiﬁcation of semicon-
ductors memory was presented. Then the Flash memory operations needed for understanding
this thesis were reviewed. We thus presented the ﬂash memory scaling limits and the proposed
solutions: we explained the advantages of using a charge trapping layer instead of the continuous
ﬂoating gate and a high-k control dielectric instead of the classical silicon oxide.
Finally, we introduced the split gate solution. In particular we reported the state of the art
of charge trap Split-Gate cell, object of this thesis. This technology integrates in a split-gate
structure the new materials that have been presented in the ﬁrst part of the chapter as a possible
solution to the ﬂash memory scaling issues.
In chapter two we studied split-gate charge trap memories with multi-litho architecture.
Devices with memory gate length down to 20nm were presented for the ﬁrst time integrating
Si-nc or SiN charge trap layers and alumina or silicon-oxide as control dielectrics.
We have concluded that Si-nc charge trapping layers could be more adapted to high tem-
peratures (>150) applications and enable Fowler Nordheim erasing, while SiN oﬀers a wider
memory window. Moreover we showed that integrating alumina instead the classical silicon ox-
ide as control dielectric can improve the erasing eﬃciency but it leads to a faster charge loss
during retention operation. These results, although promising, highlight the need for further
investigations on the gate stack to satisfy embedded memory requirements.
The study on multi-litho split-gate memory was concluded with the analysis of the cell
scaling eﬀects. We showed that the programming consumption decreases with the decreasing of
the memory gate length, leading to a program energy <0.1nJ for sub 50nm devices. Moreover
the study on the trapped charge location for various memory gate lengths, based on experimental
results and TCAD simulations, allowed us to understand the higher erasing eﬃciency of shorter
devices. Finally we pointed out the misalignment issue between the two control gates that leads
to a higher programming variability, becoming critical in advanced technological nodes (<40nm).
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We thus considered the select gate scaling. Consumption and disturb measurements in scaled
devices, indicate that if any junction optimizations is done, in devices with select gate length
<50nm, the select transistor loses the ability to control the channel current during program
operations.
In last part of the second chapter we presented a possible evolution for the split gate
architecture: the spacer approach, which is a self align solution. This solution avoid the multi-
litho control gate misalignment issue. The ﬁrst results on spacer technology were presented:
SiN memory show good programming/erasing behaviour even if we remarked a lowering of the
programming window with respect to multi-litho split gate memory probably related to a bad
control of the source/drain implants during the device fabrication process. Indeed, we show how
the spacer shape could cause a notable variation on the dopant concentrations and consequently
on the memory electrostatic.
In the third chapter we present the problem of integrating Al2O3 as high-k control dielec-
tric in a planar SONOS memory. In particular, we evidenced that electronic conduction through
alumina that aﬀects the memory retention characteristic is probably related to some trap as-
sisted tunnelling. We used atomistic calculations to study the potential Al2O3 point defects
and hydrogen-related defects that could induce electronic levels inside the band gap of alumina.
Results from quantum calculations have been used as parameters for higher-scale device physical
modelling. A very good agreement has been achieved between simulations and data of charge-
trap memories with Al2O3 with diﬀerent post deposition annealing temperature. Our analysis
clearly elucidates the critical role played by the alumina interstitial hydrogen on the charge trap
memory retention: with the increasing of the post deposition annealing temperature, the amount
of hydrogen decreases and the TANOS retention improves leading to a charge loss of 15% after
10 years of data retention at room temperature.
Perspective
Split gate architecture
Split gate charge trap memories show a promising behaviour: scaling the dimensions is possible
and leads to a lowering of the current consumption suitable for low power applications. The
program window variability induced by the misalignment of the select and memory gate in the
multi-litho approach, especially for sub 40nm node, could be overcome by the spacer architecture.
Nevertheless the spacer architecture process is more diﬃcult to control and a particular attention
on the doping implantation must be done. In this thesis, we used process simulations to avoid
the channel counter-doping and we showed how the spacer shape could inﬂuence the memory
performances. To improve the reliability of the split-gate memory without adding any critical
lithographic step, an interesting solution would be to use a sacriﬁcial gate to self align the second
gate.
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Split gate materials
Memory gate
We showed the functionality of SiN and Silicon Nano-Crystal charge trapping layers. An im-
provement of the memory performances can be achieved integrating alumina as control dielectric
in the memory gate stack. Unfortunately memories with alumina layer show a fast charge loss.
In this thesis we show a possible way to improve the alumina behaviour by avoiding interstitial
hydrogen defects through the increasing of the post deposition annealing temperature. However,
due to the number of possible defects in alumina that can induce trap assisted conduction, and
despite the improvements described above, alumina is not ready to be integrate on memories
for embedded applications that require a good data retention at high temperature (>150 ).
The integration of alumina on embedded memories, at least for smart cards, where requirements
are less aggressive in terms of temperature, requires the study of further improvements (new
materials, doping, interface optimisation..).
Select gate
Split gate memories are built in "select ﬁrst" conﬁguration, meaning that the select gate is
processed ﬁrst. In order to be compatible with the CMOS transistor of the logic, the integration
of a high-k metal-gate based select gate transistor must be studied for the sub-40nm CMOS
technology node, evaluating the advantages (SCE,DIBL ..) and drawbacks (gate leakage current),
of this conﬁguration.
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Chapitre 5
Résumé du travail de thèse en français
5.1 Présentation de la Thèse
Ce travail de thèse concerne l'étude d'architectures et d'empilements innovants de mémoires
Split-Gate (grille séparée) à couche de piégeage discret.
Dans le premier chapitre, nous présenterons le contexte économique, l'évolution et le fonc-
tionnement des mémoires ﬂash EEPROM. Ensuite, une description détaillée de la technologie,
son fonctionnement et ses limites d'échelle seront fournis. Enﬁn, nous allons exposer les solutions
possibles pour éviter ces problèmes et le cadre de la thèse.
Le deuxième chapitre présentera les mémoires Split-Gate avec multi-litho architecture et
une longueur de grille allant jusqu'à 20 nm. Nous montrerons les résultats de mémoires split-gate
à base nanocristaux de Silicium (Si-ncs), nitrure de silicium (Si3N4) et hybrides Si-nc/SiN, avec
SiO2 ou Al2O3 comme diélectrique de contrôle. Ensuite, nous présenterons l'étude de l'impact
de la réduction des dimensions des mémoires split-gate à piégeage de charge, sur la fenêtre de
programmation, la rétention et de la consommation.
Nous présenterons donc une solution possible pour surmonter les problèmes de l'approche
multi-litho : la technologie Spacer. Son schéma d'intégration et l'inﬂuence des paramètres du
procédé sur la fenêtre de programmation seront présenté. Ensuite, les résultats électriques sur des
mémoires à base nanocristaux de silicium (Si-ncs) et nitrure de silicium (Si3N4) seront montrés.
Dans le troisième chapitre, après l'introduction de la mémoire TANOS qui emploie l'Al2O3
comme diélectrique de contrôle et le nitrure de silicium (SiN) comme couche de piégeage de
charge (CTL), nous utiliserons des calculs atomistiques pour trouver des défauts potentiels qui
pourraient induire des niveaux électroniques à l'intérieur du Band Gap de l'alumine. Nous les
relierons avec le comportement électrique de la mémoire TANOS pendant la rétention et l'analyse
physico-chimique des matériaux sur des simples couches d'alumine.
Le manuscrit termine avec une conclusion générale qui résume les diﬀérents résultats
obtenus dans ce travail de thèse, avant de proposer quelques perspectives.
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5.2 Introduction
Contexte économique
L'industrie des semiconducteurs naît en 1947 lorsque le premier transistor est inventé aux Bell
labs (Etats-Unis). Seulement 60 ans plus tard, l'industrie des circuits intégrés (IC) totalise revenus
pour plus de 250 milliards de dollars (∼ 0.5 % du PIB mondial).
Même si le coût d'un seul dispositif a diminué de 50 % chaque année en suivant la loi de
Moore, les revenus de l'industrie d'IC ont augmenté à un taux annuel moyen de 17% entre le
1970 et le 2008. Au cours de ces années, la demande en produits IC a été alimentée par des
les nouvelles technologies introduite sur le marché (IC, les PC, les téléphones cellulaires, les
smartphone, tablets ..) et il a donc été inﬂuencée par ﬂuctuations dans la demande des produits
(ﬁgure 5.1).
Figure 5.1  Le cycle de l'industrie IC [4]
Dans ce scénario, les mémoires jouent un rôle important : ils comptent pour environ un quart
du total vendu sur le marché IC.
Le mémoire idéal doit être une mémoire qui conserve les informations stockées même quand
elle n'est pas alimentée (non volatile), avec une haute densité d'intégration, qui peut être inﬁni-
ment écrite/ ré-écrite (endurance illimitée), avec une grand vitesse de programmation/eﬀacement
/opération de lecture, une faible consommation d'énergie et à bas prix. Puisque le dispositif idéal
n'existe pas, diﬀérents types de mémoires ont été étudiées aﬁn de développer une ou plusieurs
de ces propriétés en fonction de l'application ﬁnale.
Présentation des mémoires split-gate a stockage discrète de charge
La mémoire à grille separée (split-gate) a été inventé pour les applications embarquées de faible
puissance dans les années 90. Cette mémoire a été introduit aﬁn d'augmenter
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 l'eﬃcacité d'injection
 l'eﬃcacité eﬀacement
 l'immunité au phénomène de disturb
comme indiqué dans le tableau 5.1 les mémoires split-gate peuvent avoir des géométries
diﬀérentes. L'idée commune est d'ajouter à la mémoire ﬂash un transistor d'accès séparé. Le
transistor d'accès, appelé aussi transistor de sélection, commande le courant qui circule dans la
mémoire au cours des opérations de programmation/eﬀacement. Ceci implique un abaissement
de la consommation de courant qui rend les mémoires SG appropriées pour des applications
de faible puissance. En outre, elle augmente l'immunité au disturb dû au fait que, lorsque le
transistor d'accès est fermée, aucun courant ne circule à travers la cellule.
Type 1.5Tr cell
(SuperFlashTM)
2Tr cell 1.5Tr 2Tr SONOS(PMOS)
Programme SSI FN SSI CHE
Eﬀacement FN (poly-poly) FN (poly-sub) FN FN
Dispositif
structure
Avantage Fast program Low power P/E Fast, low-power pro-
gram
Low power P/E
Publications [55] [56] [56] [57]
Table 5.1  Memoires split-gate [9]
Programmation Les cellules Split-gate sont programmées par électrons chauds (CHE).
Ceci est fait en gardant le substrat et l'électrode à côté de la grille de sélection (ci-après appelé
Source) à la masse et en appliquant une tension positive sur la grille de sélection, la mémoire
et la Source (voir ﬁg. 5.2). Les électrons sont accélérés par le fort champ électrique horizontal
induite par un fort voltage appliqué sur la source, et ils sont injecté dans l'empilement de la
mémoire grâce au champ vertical dû à la tension positive appliquée sur la grille de la mémoire.
L'injection vient à deux points : au pinch-oﬀ du canal, correspondant à la région entre la grille
de sélection et la grille de mémoire, et à la jonction de source où le champ électrique latéral est le
plus élevé. Dans la mémoire SG, à la diﬀérence de la cellule ﬂash classique, le courant pendant la
programmation CHE est eﬃcacement contrôlé par la grille de sélection permettant une réduction
de la consommation du courant pendant la programmation CHE (voir ﬁg. 5.3.).
eﬀacement L'eﬃcacité d'eﬀacement est l'un des principaux déﬁs dans la mémoire split-
gate. En fonction de la géométrie et de l'empilement de la mémoire, elle peut être eﬀacée par :
HHI cette méthode, dans la suite également appelé injection côté source (SSI), est rapide mais
a besoin d'une haute tension sur l'électrode de source (ﬁg. 5.4-a) qui peuvent induire
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Figure 5.2  Split-gate CHE schématique montrant les deux points d'injection préférentiels : à la limite
entre les deux grilles et à la jonction de la Source.
Figure 5.3  Courant consommé au cours de la programmation dans un Split-Gate (à gauche) et dans
une memoire plane (à droite)
phénomènes de "disturb" et des courants parasites. Par ailleurs le point d'injection de
trous chauds est localisé du côté Source provoquant un déséquilibre dans la répartition
spatiale entre les électrons piégés et la population de trous qui est un problème grave
aﬀectant la résistance périphérique et la rétention [58, 59].
FN permet d'eﬀacer un uniforme de la cellule de mémoire, mais il est plus lent que l'HHI. Les
mémoires split-gate avec grille ﬂottant en polysilicium sont eﬀacés à l'aide de FN tunnel
(ﬁg. 5.4-b). Dans ce cas, une pointe à grille ﬂottante est utilisée comme un injecteur accrue
et des tensions plus faibles sont nécessaires. Dans les memoires split-gate à piège des charges
discret cette solution n'est pas possible et le tunnel FN se fait à travers le diélectrique de
contrôle ou l'oxyde tunnel (ﬁg. 5.4-c).
Architecture La ﬁgure 5.5 montre que parmi toutes les architectures possibles les deux
principalement utilisées sont l'auto-alignée SPACER et le multi-lithographie. L'un des problèmes
majeurs de l'approche multi-lithographie concerne le décalage entre les deux grilles. Pour résoudre
ce problème, cdes solutions auto-alignée adaptées ont été proposées. En particulier l'approche
SPACER semble être la mieux adaptée pour les technologies avec des petites dimensions. En
eﬀet, dans cette solution, il faut remarquer que la seconde grille de contrôle ne nécessite aucune
étape de lithographie pour déﬁnir le SPACER, seulement un masque non critique est utilisé pour
enlever le spacer adjacente au transistor de sélection. La structure et les principaux avantages et
inconvénients de ces deux architectures sont présentées dans la tableau : 5.2.
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Figure 5.4  Schéma de l'eﬀacement Split-Gate (a) d'injection de trous chauds (b) poly-poly FN à eﬀet
tunnel (c) FN tunnel à travers les oxydes de mémoire.
Figure 5.5  Étude sur les brevets : l'architecture [61]
MultiLitho Spacer
Advantages
· Less critical masks (2nd gate
length mainly controlled by poly
deposition)
· Self-aligned, no alignment issue
Issues
· Misalignment directly leads to
gate length variation (∆Vt varia-
bility)
· Memory Gate etching : techno-
logical challenge
Table 5.2  Comparaison entre Spacer et multi-litho architecture.
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5.3 Mémoires split-gate
Fonctionnement des mémoires Split-Gate à piégeage de charge
Les memoires split-gate a piégeage de charge ont été traitées avec une conﬁguration "mémoire
dernière", qui signiﬁe que la grille de la mémoire (MG) est déposée sur la grille de sélection (SG).
La lithographie E-beam a été utilisé pour déﬁnir la grille de sélection (LSG) jusqu'à 40nm. La
longueur électrique de la grille mémoire est déterminée par la couche de poly-silicium recouvrant
le canal de la mémoire (Fig. 5.6-gauche) permettant d'obtenir une longueur de grille mémoire de
20nm (Fig. 5.6-droite). Dans ce qui suit, LMG se réfère à la longueur électrique.
Figure 5.6  Gauche : vue MEB du canal. Centre : schéma de la coupe transversale d'une mémoire
split-gate. Droite : images TEM d'un mémoire de 20nm avec SiN comme couche de piégeage
ID(VSG,VMG) caractéristiques Dans la mémoire split-gate la grille de sélection permet de
contrôler le courant dans le canal. Dans la ﬁgure 5.7 nous pouvons voir les courbes caractéristiques
ID(VSG,VMG) mesurées pour des dispositifs avec une longueur de grille mémoire de 20nm et
70nm. Dans la mémoire de 20nm, on peut noter une diminution de la tension de seuil VTH avec
l'augmentation de VSG en raison d'un contrôle parasite du transistor de sélection sur le canal de
la mémoire. Malgré ce problème, le courant du canal peut être eﬃcacement contrôlé par la grille
de sélection.
Impact de la couche de piégeage sur les performances de la mémoire.
Dans cette section, nous allons étudier l'impact de la couche de piégeage sur les performances de
la mémoire. Cela a été fait en intégrant dans l'empilement de grille mémoire diﬀérentes couche
de piégeage (CTL)[19] avec Si-nc (échantillon A), SiN (B), et hybride Si-nc/SiN (C). De plus,
nous avons intégré comme diélectriques de contrôle HTO ou AlO (échantillon D).
Dans le tableau 5.3 les détails techniques des diﬀérent empilements sont montré, tandis que
l'image TEM de leur section transversale (ﬁgure 5.8). Les échantillons avec des Si-ncs ont été
analysés en mode de "énergie ﬁltrée" lorsque Si est sélectionné.
5.3. Mémoires split-gate 111
Figure 5.7  ID(VMG) pour diﬀerentes VSG avec longueur de grille mémoire allant de 20nm à 70nm
Sample A Sample B Sample C Sample D
Tunnel Oxide SiO2 (5nm) SiO2 (5nm) SiO2 (5nm) SiO2 (4nm)
Charge trapping Si-ncs SiN Si-ncs+SiN Si-ncs+SiN
layer (Φ ∼ 6nm) (6nm) (3nm) (3nm)
Control HTO HTO HTO HTO (3nm)
dielectrics (8nm) (10nm) (10nm) Al2O3(8nm)
Control Gate Poly-Si Poly-Si Poly-Si TiN
Table 5.3  Détails technologiques des memoires splitgate
Programmation
Les mémoires split-gate sont programmées avec CHE. Le potentiel de la grille de sélection est
réglé à 1V aﬁn d'être proches du régime de seuil (IS ∼ 10 µ A).
La ﬁgure 5.9 montre les caractéristiques de programmation des mémoires ayant comme CTL
Si3N4, Si-ncs, et hybride SiN/ncs pour divers programmes V MG et VS . La longueur de grille de
la mémoire est 40nm. En raison d'une plus grande densité de sites de piégeage, les mémoires à
base de nitrure présentent une plus grand fenêtre de programmation. En particulier, pour une
impulsion de programmation de 10 mus avec VMG=10V et VS=3.5V, le décalage de la tension
de seuil est d'environ 3V, alors que les mémoires avec Si-nc CTL présentent une fenêtre de
programmation de seulement 1.25V. De plus la ﬁgure 5.9 montre que les mémoires ayant comme
CTL hybride Si-ncs/SiN oﬀrent une amélioration de la fenêtre de programmation en permettant
de compenser la réduction de ∆ VTH typique des mémoires avec un CTL en Si-nc.
Ces résultats sont résumés sur le côté droit de la ﬁgure 5.9. Dans le diagramme à barres,
nous montrons la fenêtre de programmation pour des émpilements diﬀérentes après un temps de
programmation de 20 µs et une condition de programmation donné. On peut voir que la mémoire
avec un CTL en SiN a la fenêtre de programmations la plus élevée. Au contraire, les mémoires
avec Si-nc présentent la plus faible ∆VTH . Alors que les mémoires hybrides Si-ncs/SiN présente
un comportement intermédiaire.
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Figure 5.8  Image TEM d'une memoire split-gate avec comme CTL, (a) Si-nc, (b) Si3N4 (c) Si-nc/SiN.
Figure 5.9  Gauche : fenêtre de programmation des trois échantillons (Si3N4), (Si-nc/SiN), (Si-nc) avec
une longueur de grille de 30nm. Droite : fenêtre de programmation pour les mémoires avec Si-nc, Si-nc/SiN
et Si3N4 avec une condition de programmation (VMG=10V, VS=3V, t=20µs)
Eﬀacement
Diverses méthodes d'eﬀacement ont été utilisées en fonction de la nature de la couche de piégeage
du diélectrique de contrôle (ﬁgure 5.10) :
Nitrure Les mémoires à base de SiN sont eﬀacées à l'aide d'injection de trous chauds (HHI), cette
méthode permet d'eﬀacer rapidement, mais souﬀre d'une consommation élevée de cou-
rant. En outre, la haute tension nécessaire sur l'électrode de source pourrait induire des
phénomènes de disturb en particulier lorsque les dimensions de la mémoire diminues.
Si-ncs Les mémoires intégrant Si-ncs comme CTL et HTO comme diélectrique de contrôle sont
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eﬀacées par Fowler-Nordheim (FN) depuis l'oxyde supérieure. Ce procédé d'eﬀacement est
plus lent que HCI, mais aucun courant ne circule dans le canal vu que les électrodes de
drain et source sont maintenues à la masse. La haute tension appliquée sur l'électrode de
grille crée une diﬀérence de potentiel élevée entre la grille de sélection et la grille de mémoire
qui peut causer des dommages irréversibles.
Si-nc Les mémoires avec high-k diélectriques sont eﬀacées par FN à travers l'oxyde de tunnel.
Le high-k, a comme eﬀet une amélioration du champ électrique dans l'oxyde tunnel et donc
une vitesse d'eﬀacement de la mémoire plus rapide.
Figure 5.10  Caractéristiques d'eﬀacement des mémoires avec diﬀérents mécanismes d'eﬀacement : in-
jection de trous chaud (échantillon B : Si3N4), FN à travers le diélectrique supérieur (échantillon A : Si-ncs)
et FN à travers le diélectrique inférieur (échantillon D :Si-ncs avec l'oxyde high-k)
Diminution de la longueur de la grille de sélection
Dans cette section, nous étudions l'impact de la réduction de la longueur des grilles de sélection
et mémoire sur le fonctionnement de la mémoire.
La structure multi-lithographie a permis de fabriquer des dispositifs avec une longueur de
grille de sélection allant de 350nm jusqu'à 40nm et de grille mémoire allant de 350 jusqu'à
20nm qui est en 2012 le plus petit dispositif à grille séparée présent dans le monde. Étudier les
conséquences de la diminution des dimensions est donc cruciale pour le développement de la
technologie à grille séparée.
Cet étude a été eﬀectuée sur des mémoires SiN. Ce choix a été motivé par la grande fenêtre
de programmation qui permet une meilleure compréhension du fonctionnement de la mémoire.
Les résultats expérimentaux ont été expliqués par la simulation TCAD.
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Programmation et consommation
L'eﬀet de diminution de la grille de sélection sur la consommation et la programmation a été
étudiée mesurant l'abaissement de la tension de seuil de la grille de sélection ainsi que la fenêtre
de programmation.
Figure 5.11  DIBL eﬀect (a) et fenêtre de programmation (b) en function de LSG
Fig. 5.11-a montre que la fenêtre de programmation reste inchangée avec la diminution de
LSG, mais la tension de seuil de la grille de sélection diminue en raison du DIBL. Cela provoque
l'eﬀet parasite d'une augmentation de la consommation de courant pendant la programmation.
Diminution de la dimension de la grille de la mémoire
Dans la section précédente, nous avons décrit l'eﬀet de la diminution de la dimension de la
grille de sélection. Ici, nous nous concentrons sur la diminution de la grille de la mémoire. Nous
verrons que la diminution de la grille de la mémoire améliore l'eﬃcacité de la programmation et
l'eﬀacement sans augmenter la consommation de courant. D'autre part, la diminution de LMG
peut augmenter la variabilité du ∆VTH due à une variation de longueur de grille directement lié
à un mauvais contrôle de l'alignement pendant le processus de la lithographie.
Programmation
La ﬁgure 5.12-a montre la fenêtre de programmation après une impulsion de programmation de
500µs (VMG =10V ; VS=3V ; VSG=1V) en fonction de la longueur de grille de mémoire. Avec la
diminution des dimensions de la mémoire, la fenêtre de programmation augmente fortement.
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Figure 5.12  a) Fenêtres de programmation mesurées et simulées de mémoires split-gate pour diﬀérentes
longueurs de grille (VMG=10V ; VS=3V ; VSG=1V, t=500µs). b) Charge piégée dans la couche de SiN.
c) Champ électrique local dans le canal lors de la programmation par injection du côté source. Deux pics
apparaissent, l'un près du gap, l'autre près de l'électrode de source. Dans les dispositifs courts, les deux pics
se superposent
Eﬀacement
Pendant l'écriture, dans les dispositifs longs la charge est injectée à proximité du gap et la
concentration maximale de charge piégée se déplace progressivement vers l'électrode de source
dans les dispositifs plus courts.
Pendant l'eﬀacement HHI, les trous chauds sont générés à la jonction de la source puis injecté
dans la région de SiN près de lui. Cela implique que dans les dispositifs longues, comme schématisé
sur la ﬁgure 5.13-droite, se produit un décalage entre les trous injectés et la population électrons
piégés qui empêche une eﬀacement complète de la cellule [82, 83, 84, 80]. Au contraire, dans les
dispositifs avec une longueur de grille de mémoire petite, en raison de la courte distance entre
le gap et la source, les trous lors de l'eﬀacement HHI et les électrons sont injectés dans le même
lieu, et donc la cellule peut être complètement eﬀacée .
Aﬁn de vériﬁer cette hypothèse, nous avons calculé, pour des mémoires avec diﬀérents LMG, le
pourcentage de la charge eﬀacée après une même série de programmation (VD = 3V LMG=10V,
VSG =1V t = 500µs) et un eﬀacement de (VD = 5 VMG=-10V VSG=0V, t=500µs).
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Figure 5.13  Eﬃcacité d'eﬀacement par rapport à la longueur de grille.
Consommation
Pour analyser de l'eﬀet de la réduction de dimension de la mémoire de la mise à l'échelle sur la
consommation de la programmation, nous avons mesuré pour des longueurs de grille de mémoire
allant de 350nm jusqu'à 20 nm, les caractéristiques de programmation et la consommation de
courant en fonction de la durée de programmation (Fig.5.14). L'énergie consommée est calculée
comme l'intégrale sur le temps de programmation du canal courant multiplié par la tension de
source appliquée :
ENERGY =
∫ time
0
VSIS(t)dt (5.1)
Dans les mémoires split-gate, lors de la programmation, le transistor de mémoire est activé,
et le canal e donc la courant est contrôlé par la tension de la grille d'accès. Par conséquent, le
courant de programmation IS pour un VSG et VS donné est constante ! l'énergie ne dépend que
du temps de programmation (voir l'équation 5.1 et la ﬁgure 5.14-b). Dans les dispositifs à courte
grille de mémoire, l'eﬃcacité de la programmation est plus élevée : temps de programmation
plus courts sont suﬃsants pour atteindre un ∆ VTH donné (Fig. 5.14-a), et une énergie donc
une faible energie de programmation (Fig. 5.14-b).
Dans la ﬁgure 5.15 nous avons tracé le courant consommé pour atteindre une fenêtre de
programmation proposée de 3.5V en fonction de la longueur de la grille mémoire. Le temps de
programmation nécessaire est extrapolée à partir de la ﬁgure 5.14-a. Les résultats montrent une
amélioration de plus de 10 fois de l'énergie de consommation lorsque la longueur de grille mémoire
passe de 100nm à 240nm. En particulier, pour les dispositifs de longueur de grille sous-40nm ,
une énergie de programmation <0.1nJ est atteinte, et convient pour des applications de faible
puissance.
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Figure 5.14  Fênetre de programmation (a) et courant consommée (b) pour des dispositifs avec diﬀérentes
longueurs de grilles de mémoire
Figure 5.15  Courant consommé pendant une impulsion de programmation avec VS=3.5V ; VMG=8V
pour obtenir une fenêtre de programmation de 3.5V, en fonction de la longueur de la grille mémoire
Variabilité
Dans la ﬁgure 5.16 à gauche, nous montrons la fenêtre de programmation en fonction de la lon-
gueur de grille mémoire. Dans les dernières années, la diminution des dimensions des dispositifs
a été beaucoup plus agressives que les améliorations de résolution du processus de lithographie.
En particulier pour les mémoires split-gate avec architecture muli-lithographie, le défaut d'ali-
gnement entre la grille de sélection et la grille mémoire provoque unr variation des dimensions de
la mémoire qui induit un décalage non négligeable de la fenêtre de programmation. La variation
de la fenêtre de programmation (σ∆VTH ) en raison d'une variation de la longueur de la grille de
mémoire (σLMG) peut s'écrire, en première approximation, en tant que :
∆VTH = f(LMG)−− > σ∆VTH =
∂f(LMG)
∂LMG
σLMG (5.2)
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Pour quantiﬁer cette variation, nous avons d'abord calculé les coeﬃcients a, b, c, d, e d'un poly-
nôme de quatrième ordre qui reproduit les données expérimentales ∆VTH = aL4MG + bL
3
MG +
cL2MG + dL
1
MG + e, puis nous l'avons dérivé pour calculer le décalage de la tension de seuil dû à
une variation de la longueur de mémoire :
σ∆VTH
σLMG
= 4aL3MG + 3bL
2
MG + 2cLMG + d (5.3)
Figure 5.16  Left : programming windows versus memory gate lenght simulations and its ﬁtting. Right :
Variability due to LMG variation for diﬀerent lithography process
La ﬁgure 5.16 montre la variabilité en fonction du procédé de lithographie. Le choix de la
dimension de grille de mémoire doit être fait avec soin : par exemple pour garantir un variabilité
de ∆ VTH inférieure à 5 %, la longueur de grille de mémoire doit être
 supérieure à 110nm avec une erreur dans l'overlay de la lithographie de ± 10nm typique
de lithographie DUV 193 nm .
 supérieure à 80nm avec une superposition de la lithographie de pm 7 nm typique d'im-
mersion DUV 193 nm.
 supérieure à 40nm avec ± 5 nm (193 nm état DUV).
 avec un recouvrement de± 3nm (extrême UV) la variation de la tension de seuil est toujours
inférieure à 5%.
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5.4 Conclusions générales
Du fait de l'augmentation de la demande de produits pour les applications grand public, indus-
trielles et automobiles, des mémoires embarquées ﬁables et à faible coût de fabrication sont de
plus en plus demandées.
Dans ce contexte, les mémoires split-gate à piégeage discret sont proposées pour des micro-
contrôleurs. Elles combinent l'avantage d'une couche de stockage discrète et de la conﬁguration
split-gate.
Durant ce travail de recherche, des mémoires split-gate à couche de piégeage discret ayant
des longueurs de grille de 20nm sont présentées pour la première fois. Celles-ci on été réalisées
avec des nanocristaux de silicium (Si-nc), du nitrure de silicium (SiN) ou un hybride Si-nc/SiN
avec diélectrique de control de type SiO2 ou AlO et sont comparées en termes de performances
lors des procédures d'eﬀacement et de rétention.
Le rôle des défauts dans le diélectrique de contrôle (alumine) a enﬁn été étudié. Nous avons
montré que la concentration de pièges dans AlO pouvait être réduite par ajustement des condi-
tions de procédé de fabrication, débouchant ainsi sur l'amélioration de la rétention dans les
mémoires à piégeage de charge.
dans les mémoires à piégeage de charge.
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TITRE:
Etude d'architectures et d'empilements innovants de mémoires Split-Gate (grille sé-
parée) à couche de piégeage discret
Résumé:
Du fait de l'augmentation de la demande de produits pour les applications grand public, industrielles
et automobiles, des mémoires embarquées ﬁables et à faible coût de fabrication sont de plus en plus
demandées. Dans ce contexte, les mémoires split-gate à piégeage discret sont proposées pour des micro-
contrôleurs. Elles combinent l'avantage d'une couche de stockage discrète et de la conﬁguration split-gate.
Durant ce travail de recherche, des mémoires split-gate à couche de piégeage discret ayant des longueurs
de grille de 20nm sont présentées pour la première fois. Celles-ci on été réalisées avec des nanocristaux
de silicium (Si-nc), du nitrure de silicium (SiN) ou un hybride Si-nc/SiN avec diélectrique de control de
type SiO2 ou AlO et sont comparées en termes de performances lors des procédures d'eﬀacement et de
rétention. Le rôle des défauts dans le diélectrique de contrôle (alumine) a enﬁn été étudié. Nous avons
montré que la concentration de pièges dans AlO pouvait être réduite par ajustement des conditions de
procédé de fabrication, débouchant ainsi sur l'amélioration de la rétention dans les mémoires à piégeage
de charge.
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TITLE:
Study of innovative stacks and architectures of Split-Gate charge trap memories
Abstract:
Due to the increasing demand for consumer, industrial and automotive products, highly reliable, and low
integration cost embedded memories are more and more required. In this context, split-gate charge trap
memories were proposed for microcontroller products, combining the advantage of a discrete storage layer
and of the split-gate conﬁguration. In this thesis, split-gate charge trap memories with electrical gate
length down to 20nm are presented for the 1st time. Silicon nanocristals (Si-nc), or silicon nitride (SiN)
and hybrid Si-nc/SiN based split-gate memories, with SiO2 or AlO control dielectrics, are compared in
terms of program erase and retention. Then, the scalability of split-gate charge trap memories is studied,
investigating the impact of gate length reduction on the memory window, retention and consumption.
We thus studied the role of defects on alumina control dielectric employed in TANOS-like memory. We
used atomistic simulation, consolidated by a detailed alumina physico-chemical material analysis, to in-
vestigate the origin of traps in alumina. We showed that the trap concentration in AlO can be decreased
by adjusting the process conditions leading to improved retention behaviour in charge trap memory, suit-
able for embedded applications.
Speciality:
Micro- et Nano-electronics
Key words:
Non-volatile memory, Split-gate, SONOS, Alumina, Atomistic simulation, Defects, Hydrogen.
Thèse préparée au sein: Du Laboratoire d'Électronique et de Technologie de l'Information (LETI), CEA-
Grenoble, Minatec, 17 av. des Martyrs, 38054 Grenoble Cedex 9, France.
